OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_1_x/] [or1ksim/] [cpu/] [or1k/] [arch.h] - Blame information for rev 1768

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 23 lampret
/* arch.h -- OR1K architecture specific macros
2
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
3
 
4
This file is part of OpenRISC 1000 Architectural Simulator.
5
 
6
This program is free software; you can redistribute it and/or modify
7
it under the terms of the GNU General Public License as published by
8
the Free Software Foundation; either version 2 of the License, or
9
(at your option) any later version.
10
 
11
This program is distributed in the hope that it will be useful,
12
but WITHOUT ANY WARRANTY; without even the implied warranty of
13
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
GNU General Public License for more details.
15
 
16
You should have received a copy of the GNU General Public License
17
along with this program; if not, write to the Free Software
18
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
19
 
20 133 markom
#define LINK_REG "r9"
21 138 markom
#define LINK_REGNO (9)
22 23 lampret
#define STACK_REG "r1"
23 138 markom
#define STACK_REGNO (1)
24 23 lampret
#define FRAME_REG "r2"
25 138 markom
#define FRAME_REGNO (2)
26
#define RETURNV_REG "r11"
27
#define RETURNV_REGNO (11)
28 23 lampret
 
29 1350 nogj
/* Basic types for openrisc */
30
typedef uint32_t oraddr_t; /* Address as addressed by openrisc */
31
typedef uint32_t uorreg_t; /* An unsigned register of openrisc */
32
typedef int32_t orreg_t; /* A signed register of openrisc */
33
 
34
#define PRIxADDR "08" PRIx32 /* How to print an openrisc address in hex */
35
#define PRIxREG "08" PRIx32 /* How to print an openrisc register in hex */
36
#define PRIdREG "08" PRId32 /* How to print an openrisc register in decimals */
37
 
38
#define ADDR_C(c) UINT32_C(c)
39
#define REG_C(c) UINT32_C(c)
40
 
41 1316 phoenix
/* Should args be passed on stack for simprintf
42
 *
43
 * FIXME: do not enable this since it causes problems
44
 *        in some cases (an example beeing cbasic test
45
 *        from orp testbench). the problems is in
46
 *
47
 *        or1k/support/simprintf.c
48
 *
49
 *        #if STACK_ARGS
50
 *                arg = eval_mem32(argaddr,&breakpoint);
51
 *                argaddr += 4;
52
 *        #else
53
 *                sprintf(regstr, "r%u", ++argaddr);
54 1350 nogj
 *                arg = evalsim_reg(atoi(regstr));
55 1316 phoenix
 *        #endif
56
 *
57
 *        the access to memory should be without any
58
 *        checks (ie not like or32 application accessed it)
59
 *
60
 */
61 1314 phoenix
#define STACK_ARGS 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.