OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [Makefile.am] - Blame information for rev 173

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 jrydberg
#
2
#
3
#
4
#
5
#
6
 
7 103 lampret
SUBDIRS = cpu bpb support cache mmu peripheral tick pm pic
8 7 jrydberg
 
9
noinst_PROGRAMS = sim
10 173 markom
EXTRA_PROGRAMS  = profiler
11 7 jrydberg
 
12
sim_SOURCES     = toplevel.c sim-config.c
13 30 lampret
sim_LDADD       = cpu/common/libcommon.a cpu/$(CPU_ARCH)/libarch.a \
14
        cpu/or1k/libor1k.a support/libsupport.a mmu/libmmu.a \
15 92 lampret
        bpb/libbpb.a cache/libcache.a peripheral/libperipheral.a \
16 103 lampret
        tick/libtick.a pm/libpm.a pic/libpic.a
17 123 markom
sim_LDFLAGS     = #-lreadline
18 173 markom
profiler_SOURCES = profiler.c

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.