URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [Makefile.am] - Blame information for rev 28

Go to most recent revision | Details | Compare with Previous | View Log


#
#
#
#
#
 
SUBDIRS = cpu bpb support cache mmu
 
noinst_PROGRAMS = sim
 
sim_SOURCES     = toplevel.c sim-config.c
sim_LDADD       = cpu/common/libcommon.a cpu/or1k/libor1k.a \
        cpu/$(CPU_ARCH)/libarch.a support/libsupport.a mmu/libmmu.a \
        bpb/libbpb.a cache/libcache.a
sim_LDFLAGS     = -lreadline

Line No.	Rev	Author	Line
1	7	jrydberg	`#`
2			`#`
3			`#`
4			`#`
5			`#`
6
7			`SUBDIRS = cpu bpb support cache mmu`
8
9			`noinst_PROGRAMS = sim`
10
11			`sim_SOURCES = toplevel.c sim-config.c`
12	28	lampret	`sim_LDADD = cpu/common/libcommon.a cpu/or1k/libor1k.a \`
13			`cpu/$(CPU_ARCH)/libarch.a support/libsupport.a mmu/libmmu.a \`
14			`bpb/libbpb.a cache/libcache.a`
15	7	jrydberg	`sim_LDFLAGS = -lreadline`

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [Makefile.am] - Blame information for rev 28