URL
https://opencores.org/ocsvn/or1k/or1k/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
5 |
lampret |
/* icache_model.h -- instruction cache header file
|
| 2 |
|
|
Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
|
| 3 |
|
|
|
| 4 |
|
|
This file is part of OpenRISC 1000 Architectural Simulator.
|
| 5 |
|
|
|
| 6 |
|
|
This program is free software; you can redistribute it and/or modify
|
| 7 |
|
|
it under the terms of the GNU General Public License as published by
|
| 8 |
|
|
the Free Software Foundation; either version 2 of the License, or
|
| 9 |
|
|
(at your option) any later version.
|
| 10 |
|
|
|
| 11 |
|
|
This program is distributed in the hope that it will be useful,
|
| 12 |
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
| 13 |
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
| 14 |
|
|
GNU General Public License for more details.
|
| 15 |
|
|
|
| 16 |
|
|
You should have received a copy of the GNU General Public License
|
| 17 |
|
|
along with this program; if not, write to the Free Software
|
| 18 |
|
|
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
|
| 19 |
|
|
|
| 20 |
1382 |
nogj |
#define MAX_IC_SETS 1024
|
| 21 |
|
|
#define MAX_IC_WAYS 32
|
| 22 |
631 |
simons |
#define MAX_IC_BLOCK_SIZE 4 /* In words */
|
| 23 |
5 |
lampret |
|
| 24 |
1486 |
nogj |
uint32_t ic_simulate_fetch(oraddr_t fetchaddr, oraddr_t virt_addr);
|
| 25 |
1404 |
nogj |
void ic_inv(oraddr_t dataaddr);
|
| 26 |
1308 |
phoenix |
void ic_info();
|
© copyright 1999-2025
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.