OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [peripheral/] [atahost_define.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 876 rherveille
/*
2
    atahost.h -- ATA Host code simulation
3
    Copyright (C) 2002 Richard Herveille, rherveille@opencores.org
4
 
5
    This file is part of OpenRISC 1000 Architectural Simulator
6
 
7
    This program is free software; you can redistribute it and/or modify
8
    it under the terms of the GNU General Public License as published by
9
    the Free Software Foundation; either version 2 of the License, or
10
    (at your option) any later version
11
 
12
    This program is distributed in the hope that it will be useful,
13
    but WITHOUT ANY WARRANTY; without even the implied warranty of
14
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
    GNU General Public License for more details.
16
 
17
    You should have received a copy of the GNU General Public License
18
    along with this program; if not, write to the Free Software
19
    Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
20
*/
21
 
22
/*
23
 * User configuration of the OCIDEC ata core
24
 */
25
 
26
#ifndef __OR1KSIM_ATAC_H
27
#define __OR1KSIM_ATAC_H
28
 
29
 
30
/* define core (OCIDEC) type */
31
#define DEV_ID 1
32
 
33
/* define core version */
34
#define REV 0
35
 
36
/* define timing reset values */
37
#define PIO_MODE0_T1 6
38
#define PIO_MODE0_T2 28
39
#define PIO_MODE0_T4 2
40
#define PIO_MODE0_TEOC 23
41
 
42
#define DMA_MODE0_TM 4
43
#define DMA_MODE0_TD 21
44
#define DMA_MODE0_TEOC 21
45
 
46
 
47
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.