OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [peripheral/] [gpio.h] - Blame information for rev 444

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 444 erez
/* gpio.h -- Definition of types and structures for the GPIO code
2
   Copyright (C) 2001 Erez Volk, erez@mailandnews.comopencores.org
3
 
4
   This file is part of OpenRISC 1000 Architectural Simulator.
5
 
6
   This program is free software; you can redistribute it and/or modify
7
   it under the terms of the GNU General Public License as published by
8
   the Free Software Foundation; either version 2 of the License, or
9
   (at your option) any later version.
10
 
11
   This program is distributed in the hope that it will be useful,
12
   but WITHOUT ANY WARRANTY; without even the implied warranty of
13
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
   GNU General Public License for more details.
15
 
16
   You should have received a copy of the GNU General Public License
17
   along with this program; if not, write to the Free Software
18
   Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
19
*/
20
 
21
#ifndef __OR1KSIM_PERIPHERAL_GPIO_H
22
#define __OR1KSIM_PERIPHERAL_GPIO_H
23
 
24
/* Exported function prototypes */
25
void gpio_reset( void );
26
void gpio_clock( void );
27
void gpio_status( void );
28
 
29
 
30
/* Address space required by one Ethernet MAC */
31
#define GPIO_ADDR_SPACE 0x20
32
 
33
/* Relative Register Addresses */
34
#define RGPIO_IN        (4 * 0x00)
35
#define RGPIO_OUT       (4 * 0x01)
36
#define RGPIO_OE        (4 * 0x02)
37
#define RGPIO_INTE      (4 * 0x03)
38
#define RGPIO_PTRIG     (4 * 0x04)
39
#define RGPIO_AUX       (4 * 0x05)
40
#define RGPIO_CTRL      (4 * 0x06)
41
 
42
/* Fields inside RGPIO_CTRL */
43
#define RGPIO_CTRL_ECLK      0x00000001
44
#define RGPIO_CTRL_NEC       0x00000002
45
#define RGPIO_CTRL_INTE      0x00000004
46
#define RGPIO_CTRL_INT       0x00000008
47
 
48
 
49
 
50
#endif /* __OR1KSIM_PERIPHERAL_GPIO_H */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.