OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [branches/] [stable_0_2_x/] [or1ksim/] [testbench/] [default.cfg] - Blame information for rev 1424

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 311 markom
/* default.cfg -- Simulator testbench default configuration script file
2
   Copyright (C) 2001, Marko Mlinar, markom@opencores.org
3
 
4
This file is part of OpenRISC 1000 Architectural Simulator.
5
 
6
This program is free software; you can redistribute it and/or modify
7
it under the terms of the GNU General Public License as published by
8
the Free Software Foundation; either version 2 of the License, or
9
(at your option) any later version.
10
 
11
This program is distributed in the hope that it will be useful,
12
but WITHOUT ANY WARRANTY; without even the implied warranty of
13
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
GNU General Public License for more details.
15
 
16
You should have received a copy of the GNU General Public License
17
along with this program; if not, write to the Free Software
18
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
19
 
20
section memory
21
  /*random_seed = 12345
22
  type = random*/
23
  pattern = 0x00
24
  type = unknown /* Fastest */
25 424 markom
 
26
  nmemories = 2
27
  device 0
28 970 simons
    name = "FLASH"
29 424 markom
    ce = 0
30 970 simons
    baseaddr = 0xf0000000
31 424 markom
    size = 0x00200000
32
    delayr = 10
33
    delayw = -1
34
  enddevice
35
 
36
  device 1
37 970 simons
    name = "RAM"
38 424 markom
    ce = 1
39 970 simons
    baseaddr = 0x00000000
40 424 markom
    size = 0x00200000
41
    delayr = 2
42
    delayw = 4
43
  enddevice
44 311 markom
end
45
 
46 970 simons
section immu
47
  enabled = 1
48
  nsets = 64
49
  nways = 1
50
  ustates = 2
51
  pagesize = 8192
52
end
53
 
54
section dmmu
55
  enabled = 1
56
  nsets = 64
57
  nways = 1
58
  ustates = 2
59
  pagesize = 8192
60
end
61
 
62
section ic
63
  enabled = 1
64
  nsets = 256
65
  nways = 1
66
  ustates = 2
67
  blocksize = 16
68
end
69
 
70
section dc
71
  enabled = 1
72
  nsets = 256
73
  nways = 1
74
  ustates = 2
75
  blocksize = 16
76
end
77
 
78 311 markom
section cpu
79
  ver = 0x1200
80
  rev = 0x0001
81
  /* upr = */
82
  superscalar = 0
83
  hazards = 0
84
  dependstats = 0
85 541 markom
end
86
 
87
section bpb
88
  enabled = 0
89 311 markom
  btic = 0
90
end
91
 
92
section debug
93
  /*enabled = 0
94
  gdb_enabled = 0*/
95
  server_port = 9999
96
end
97
 
98
section sim
99 409 markom
  debug = 0
100 311 markom
  profile = 0
101
  prof_fn = "sim.profile"
102
 
103 678 markom
  exe_log = 0
104 677 markom
  exe_log_type = software
105 311 markom
  exe_log_fn = "executed.log"
106
end
107
 
108
section mc
109 970 simons
  enabled = 1
110
  baseaddr = 0x93000000
111 311 markom
  POC = 0x00000008                 /* Power on configuration register */
112
end
113
 
114 970 simons
section dma
115 1424 nogj
  baseaddr = 0xB8000000
116
  irq = 4
117 970 simons
end
118
 
119
section ethernet
120 1424 nogj
  baseaddr = 0x92000000
121
  dma = 0
122
  irq = 4
123
  rtx_type = 0
124
  tx_channel = 0
125
  rx_channel = 1
126
  rxfile = "eth0.tx"
127
  txfile = "eth0.tx"
128
  sockif = "eth0"
129 970 simons
end
130
 
131 311 markom
section VAPI
132
  enabled = 0
133
  server_port = 9998
134
end
135 970 simons
 
136
section fb
137
  enabled = 1
138
  baseaddr = 0x97000000
139
  refresh_rate = 10000
140
  filename = "primary"
141
end
142
 
143
section kbd
144
  enabled = 1
145
  irq = 5
146
  baseaddr = 0x94000000
147
  rxfile = "./kbdtest.rx"
148
end
149
 
150
section test
151
  enabled = 1
152
  baseaddr = 0xa5000000
153
end
154
 
155
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.