OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [LINUX_2_4_26_OR32/] [linux/] [linux-2.4/] [include/] [asm-arm/] [cache.h] - Blame information for rev 1780

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1276 phoenix 
/*
2 
 *  linux/include/asm-arm/cache.h
3 
 */
4 
#ifndef __ASMARM_CACHE_H
5 
#define __ASMARM_CACHE_H
6 
 
7 
#define        L1_CACHE_BYTES  32
8 
#define        L1_CACHE_ALIGN(x)       (((x)+(L1_CACHE_BYTES-1))&~(L1_CACHE_BYTES-1))
9 
#define        SMP_CACHE_BYTES L1_CACHE_BYTES
10 
 
11 
#ifdef MODULE
12 
#define __cacheline_aligned __attribute__((__aligned__(L1_CACHE_BYTES)))
13 
#else
14 
#define __cacheline_aligned                                     \
15 
  __attribute__((__aligned__(L1_CACHE_BYTES),                   \
16 
                 __section__(".data.cacheline_aligned")))
17 
#endif
18 
 
19 
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.