URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [VER_5_3/] [gdb-5.3/] [sim/] [d30v/] [tconfig.in] - Blame information for rev 1783

Go to most recent revision | Details | Compare with Previous | View Log


/* D30V target configuration file.  -*- C -*- */
 
/* Define this to enable the intrinsic breakpoint mechanism. */
#define SIM_HAVE_BREAKPOINTS
 
/* See sim-hload.c.  We properly handle LMA. */
#define SIM_HANDLES_LMA 1
 

Line No.	Rev	Author	Line
1	1181	sfurman	`/* D30V target configuration file. -- C -- */`
2
3			`/* Define this to enable the intrinsic breakpoint mechanism. */`
4			`#define SIM_HAVE_BREAKPOINTS`
5
6			`/* See sim-hload.c. We properly handle LMA. */`
7			`#define SIM_HANDLES_LMA 1`
8

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [VER_5_3/] [gdb-5.3/] [sim/] [d30v/] [tconfig.in] - Blame information for rev 1783