OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [VER_5_3/] [gdb-5.3/] [sim/] [testsuite/] [d30v-elf/] [os-dbt.S] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1181 sfurman
        .globl _start
2
        #
3
        # NOTE: Registers r10-r11 are reserved for the interrupt handler
4
        #       while the others can be used by the main loop/start code.
5
 
6
_start:
7
        # patch the DBT handler
8
        add r1, r0, handler
9
        ldw r2, @(r1, 0)
10
        ldw r3, @(r1, 4)
11
        # DBT vector address
12
        add r1, r0, 0xfffff120
13
        stw r2, @(r1, 0)
14
        stw r3, @(r1, 4)
15
 
16
        # try out the breakpoint/return
17
        add r2, r0, 47
18
        #dbt
19
        nop
20
        .long 0x00b00000
21
        nop
22
 
23
        # exit with what ever the breakpoint hander set r2 to.
24
        nop
25
        .long 0x0e000004
26
        nop
27
 
28
handler:
29
        jmp real_handler
30
 
31
        # The Breakpoint handler sets r2 to 0 if PSW was set correctly.
32
real_handler:
33
        mvfsys r2, cr0
34
        sub r2, r0, 0x08000000
35
        #rtd
36
        nop
37
        .long 0x00a00000
38
        nop

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.