OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [cpu/] [or1k/] [sprs.c] - Blame information for rev 255

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 28 lampret
/* sprs.c -- Simulation of OR1K special-purpose registers
2 23 lampret
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
3
 
4
This file is part of OpenRISC 1000 Architectural Simulator.
5
 
6
This program is free software; you can redistribute it and/or modify
7
it under the terms of the GNU General Public License as published by
8
the Free Software Foundation; either version 2 of the License, or
9
(at your option) any later version.
10
 
11
This program is distributed in the hope that it will be useful,
12
but WITHOUT ANY WARRANTY; without even the implied warranty of
13
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
GNU General Public License for more details.
15
 
16
You should have received a copy of the GNU General Public License
17
along with this program; if not, write to the Free Software
18
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
19
 
20
#include <stdlib.h>
21
#include <stdio.h>
22
#include <string.h>
23 167 markom
#include <errno.h>
24 23 lampret
 
25
#include "arch.h"
26
#include "sprs.h"
27 167 markom
#include "abstract.h"
28 23 lampret
 
29 133 markom
extern int cont_run;   /* defined in toplevel.c */
30
extern int tt_stopped; /* defined in tick.c */
31 167 markom
extern int flag;
32 23 lampret
 
33 167 markom
sprword sprs[MAX_SPRS];
34 23 lampret
 
35 123 markom
int temp_disable_except = 0;
36 133 markom
int audio_cnt = 0;
37 123 markom
 
38 133 markom
static FILE *fo = 0;
39 23 lampret
/* Set a specific SPR with a value. */
40 167 markom
inline void
41
mtspr(const int regno, const sprword value)
42 30 lampret
{
43 133 markom
  int ofs = regno % MAX_SPRS_PER_GRP;
44 183 chris
  extern unsigned long pc_phy;
45 133 markom
 
46
  /* MM: Register hooks.  */
47
  switch (regno) {
48
  case 0xFFFD:
49
    fo = fopen ("audiosim.pcm", "wb+");
50
    if (!fo) printf("Cannot open audiosim.pcm\n");
51
    printf("Audio opened.\n");
52
    return;
53
  case 0xFFFE:
54
    if (!fo) printf("audiosim.pcm not opened\n");
55
    fputc (value & 0xFF, fo);
56
    if ((audio_cnt % 1024) == 0)
57
      printf("%i\n", audio_cnt);
58
    audio_cnt++;
59
    return;
60
  case 0xFFFF:
61
    fclose(fo);
62
    printf("Audio closed.\n");
63
    cont_run = 0;
64
    return;
65
  case SPR_TTMR:
66 183 chris
    /* CZ -- 04/09/01 Clear the interrupt in the PIC also... */
67
    /* If it's cleared now and it was set, then we need to fix it */
68
    if(~value & SPR_TTMR_IP & sprs[SPR_TTMR])
69
      setsprbit(SPR_PICSR, 3, 0);
70
    if (value & SPR_TTMR_M == 2) break;
71 133 markom
  case SPR_TTCR:
72
    tt_stopped = 0;
73
    break;
74
  case 0x1234:
75
    printf("MTSPR(0x1234, %x);\n", value);
76
    break;
77 167 markom
  case 0x1235:
78
    {
79
      FILE *f;
80
      if (!(f = fopen("stdout.txt", "a+")))
81
        {
82
          perror(strerror(errno));
83
          return;
84
        }
85
      fprintf(f, "%c", value);
86
      if (fclose(f))
87
        perror(strerror(errno));
88
    }
89
    break;
90
  case SPR_SR:
91
    if(value & SPR_SR_F)
92
      flag = 1;
93
    else
94
      flag = 0;
95
    break;
96
  case SPR_EPCR_BASE:
97
    if((value & 0xffffff00) == 0x00020600)
98
      {
99
        printf("SIMON: EPCR = ext_int\n");
100
        cont_run = 0;
101
      }
102
    break;
103 242 markom
  case SPR_PC:
104 139 chris
    {
105
      extern unsigned long pc;
106 153 chris
      extern unsigned long pcnext;
107
      extern int delay_insn;
108
      extern unsigned long pcdelay;
109 242 markom
 
110
      /* The debugger has redirected us to a new address */
111
      /* This is usually done to reissue an instruction
112
         which just caused a breakpoint exception. */
113
      pcnext = value;
114
 
115
      if(!value)
116
        printf("WARNING: PC just set to 0!\n");
117
 
118
      /* Clear any pending delay slot jumps also */
119
      delay_insn = 0;
120
      pcdelay = value + 4;
121 139 chris
    }
122 242 markom
    break;
123 255 erez
        }
124
 
125
        if (regno < MAX_SPRS)
126
                sprs[regno] = value;
127
        else {
128
                printf("\nABORT: write out of SPR range %08X\n", regno);
129
                cont_run = 0;
130
        }
131 23 lampret
}
132
 
133
/* Get a specific SPR. */
134 167 markom
inline sprword
135
mfspr_(const int regno)
136 30 lampret
{
137 139 chris
  /* CZ 21/06/01 ... the debugger wants to do this! */
138 167 markom
  {
139
    extern unsigned long pc;
140
 
141
    if(regno == SPR_PC)
142
      return pc;
143
  }
144 139 chris
 
145 133 markom
  /* MM: l.rfe, for example, temporarly disables
146
     exceptions.  We will make it appear as SR bit
147
     is set.  */
148
  if (regno == SPR_SR && temp_disable_except > 0)
149 167 markom
    return sprs[regno] & ~SPR_SR_EXR;
150 133 markom
  /*  printf("mfspr(%x)%x\n", regno, sprs[regno]); */
151 23 lampret
 
152 255 erez
        if (regno < MAX_SPRS)
153
                return sprs[regno];
154
        else {
155
                printf("\nABORT: read out of SPR range %08X\n", regno);
156
                cont_run = 0;
157
        }
158
        return 0;
159 23 lampret
}
160
 
161
/* Set a specific bit from SPR. LSB in a word is numbered zero. */
162 167 markom
inline void
163
setsprbit(const int regno, const int bitnum, const unsigned long bitvalue)
164 23 lampret
{
165 133 markom
  sprword mask;
166
  sprword regvalue = mfspr(regno);
167
 
168
  mask = ~(1 << bitnum);
169
 
170
  mtspr(regno, (regvalue & mask) | ((bitvalue & 0x1) << bitnum));
171
 
172
  return;
173 23 lampret
}
174
 
175
/* Get a specific bit from SPR. */
176 167 markom
inline int
177
getsprbit(const int regno, const int bitnum)
178 23 lampret
{
179 133 markom
  sprword regvalue = mfspr(regno);
180 242 markom
 
181 133 markom
  return (regvalue >> bitnum) & 0x1;
182 23 lampret
}
183 30 lampret
 
184 63 lampret
/* Set specific SPR bit(s) identified by mask. */
185 167 markom
inline void
186
setsprbits(const int regno, const unsigned long mask, const unsigned long value)
187 63 lampret
{
188 133 markom
  sprword regvalue = mfspr(regno);
189
  sprword shifted = 0x0;
190
  int m, v = 0;
191
 
192
  /* m counts bits in valuemask */
193
  /* v counts bits in value */
194
  for (m = 0; m < 32; m++)
195
    if ((mask >> m) & 0x1) {
196
      shifted |= ((value >> v) & 0x1) << m;
197
      v++;
198
    }
199
 
200
  /* printf("oldvalue %x setsprbits(%x, %x, %x)  shifted %x", regvalue, regno, mask, value, shifted); */
201
  mtspr(regno, (regvalue & ~mask) | shifted);
202
 
203
  return;
204 63 lampret
}
205
 
206
/* Get specific SPR bit(s) identified by mask. */
207 167 markom
inline unsigned long
208
getsprbits(const int regno, const unsigned long mask)
209 63 lampret
{
210 133 markom
  sprword regvalue = mfspr(regno);
211
  sprword shifted = 0x0;
212
  int m, v = 0;
213
 
214
  /* m counts bits in valuemask */
215
  /* v counts bits in regvalue */
216
  for (m = 0; m < 32; m++)
217
    if ((mask >> m) & 0x1) {
218
      shifted |= ((regvalue >> m) & 0x1) << v;
219
      v++;
220
    }
221
 
222
  return shifted;
223 63 lampret
}
224
 
225 167 markom
/* Get specific SPR bit(s) identified by mask. */
226
inline unsigned long
227
testsprbits(const int regno, const unsigned long mask)
228
{
229
  sprword regvalue = mfspr(regno);
230
  return regvalue & mask;
231
}
232
 
233 30 lampret
/* Show status of important SPRs. */
234
void sprs_status()
235
{
236 133 markom
  printf("VR   : 0x%.8x  UPR  : 0x%.8x\n", mfspr(SPR_VR), mfspr(SPR_UPR));
237
  printf("SR   : 0x%.8x\n", mfspr(SPR_SR));
238
  printf("MACLO: 0x%.8x  MACHI: 0x%.8x\n", mfspr(SPR_MACLO), mfspr(SPR_MACHI));
239
  printf("EPCR0: 0x%.8x  EPCR1: 0x%.8x\n", mfspr(SPR_EPCR_BASE), mfspr(SPR_EPCR_BASE+1));
240
  printf("EEAR0: 0x%.8x  EEAR1: 0x%.8x\n", mfspr(SPR_EEAR_BASE), mfspr(SPR_EEAR_BASE+1));
241
  printf("ESR0 : 0x%.8x  ESR1 : 0x%.8x\n", mfspr(SPR_ESR_BASE), mfspr(SPR_ESR_BASE+1));
242
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.