OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [pic/] [pic.c] - Blame information for rev 1308

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 102 lampret
/* pic.c -- Simulation of OpenRISC 1000 programmable interrupt controller
2
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
3
 
4
This file is part of OpenRISC 1000 Architectural Simulator.
5
 
6
This program is free software; you can redistribute it and/or modify
7
it under the terms of the GNU General Public License as published by
8
the Free Software Foundation; either version 2 of the License, or
9
(at your option) any later version.
10
 
11
This program is distributed in the hope that it will be useful,
12
but WITHOUT ANY WARRANTY; without even the implied warranty of
13
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
GNU General Public License for more details.
15
 
16
You should have received a copy of the GNU General Public License
17
along with this program; if not, write to the Free Software
18
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
19
 
20
/* This is functional simulation of OpenRISC 1000 architectural
21
   programmable interrupt controller.
22
*/
23
 
24
#include <stdlib.h>
25
#include <stdio.h>
26
#include <string.h>
27
 
28
#include "pic.h"
29
#include "spr_defs.h"
30
#include "except.h"
31 167 markom
#include "sprs.h"
32 1308 phoenix
#include "debug.h"
33 102 lampret
 
34
extern int cont_run;
35
 
36
/* Reset. It initializes PIC registers. */
37
void pic_reset()
38
{
39 997 markom
  PRINTF("Resetting PIC.\n");
40 409 markom
  mtspr(SPR_PICMR, 0);
41
  mtspr(SPR_PICPR, 0);
42
  mtspr(SPR_PICSR, 0);
43 102 lampret
}
44
 
45
/* Simulation hook. Must be called every clock cycle to simulate PIC
46
   It does internal functional PIC simulation. */
47 261 markom
inline void pic_clock()
48 102 lampret
{
49 600 simons
  /* Don't do anything if interrupts not currently enabled or
50
     higher priority exception was allready reported */
51 805 markom
  if(mfspr(SPR_PICSR) && testsprbits (SPR_SR, SPR_SR_IEE) && !pending.valid)
52 611 simons
    except_handle(EXCEPT_INT, mfspr(SPR_EEAR_BASE));
53 102 lampret
}
54
 
55
/* Asserts interrupt to the PIC. */
56
void report_interrupt(int line)
57
{
58 409 markom
  setsprbits(SPR_PMR, SPR_PMR_DME, 0); /* Disable doze mode */
59
  setsprbits(SPR_PMR, SPR_PMR_SME, 0); /* Disable sleep mode */
60 102 lampret
 
61 1308 phoenix
  debug(4, "Asserting interrupt %d (%s).\n", line, getsprbit(SPR_PICMR, line) ? "Unmasked" : "Masked");
62 409 markom
 
63
  if (getsprbit(SPR_PICMR, line) || line < 2)
64 1308 phoenix
    setsprbit(SPR_PICSR, line, 1);
65 102 lampret
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.