| 1 |
102 |
lampret |
/* pic.c -- Simulation of OpenRISC 1000 programmable interrupt controller
|
| 2 |
|
|
Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
|
| 3 |
|
|
|
| 4 |
|
|
This file is part of OpenRISC 1000 Architectural Simulator.
|
| 5 |
|
|
|
| 6 |
|
|
This program is free software; you can redistribute it and/or modify
|
| 7 |
|
|
it under the terms of the GNU General Public License as published by
|
| 8 |
|
|
the Free Software Foundation; either version 2 of the License, or
|
| 9 |
|
|
(at your option) any later version.
|
| 10 |
|
|
|
| 11 |
|
|
This program is distributed in the hope that it will be useful,
|
| 12 |
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
| 13 |
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
| 14 |
|
|
GNU General Public License for more details.
|
| 15 |
|
|
|
| 16 |
|
|
You should have received a copy of the GNU General Public License
|
| 17 |
|
|
along with this program; if not, write to the Free Software
|
| 18 |
|
|
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
|
| 19 |
|
|
|
| 20 |
|
|
/* This is functional simulation of OpenRISC 1000 architectural
|
| 21 |
|
|
programmable interrupt controller.
|
| 22 |
|
|
*/
|
| 23 |
|
|
|
| 24 |
|
|
#include <stdlib.h>
|
| 25 |
|
|
#include <stdio.h>
|
| 26 |
|
|
#include <string.h>
|
| 27 |
|
|
|
| 28 |
|
|
#include "pic.h"
|
| 29 |
|
|
#include "spr_defs.h"
|
| 30 |
|
|
#include "except.h"
|
| 31 |
|
|
|
| 32 |
|
|
extern int cont_run;
|
| 33 |
|
|
|
| 34 |
|
|
/* Reset. It initializes PIC registers. */
|
| 35 |
|
|
void pic_reset()
|
| 36 |
|
|
{
|
| 37 |
|
|
printf("Resetting PIC.\n");
|
| 38 |
|
|
mtspr(SPR_PICMR, 0);
|
| 39 |
|
|
mtspr(SPR_PICPR, 0);
|
| 40 |
|
|
mtspr(SPR_PICSR, 0);
|
| 41 |
|
|
}
|
| 42 |
|
|
|
| 43 |
|
|
/* Simulation hook. Must be called every clock cycle to simulate PIC
|
| 44 |
|
|
It does internal functional PIC simulation. */
|
| 45 |
|
|
void pic_clock()
|
| 46 |
|
|
{
|
| 47 |
138 |
markom |
unsigned long picsr;
|
| 48 |
|
|
unsigned long picpr;
|
| 49 |
|
|
|
| 50 |
|
|
picsr = mfspr(SPR_PICSR);
|
| 51 |
|
|
picpr = mfspr(SPR_PICPR);
|
| 52 |
|
|
|
| 53 |
|
|
/* SIMON: This is a bug */
|
| 54 |
|
|
/* if (picsr & picpr) {
|
| 55 |
|
|
if ((mfspr(SPR_SR) & (SPR_SR_EIR | SPR_SR_EXR)) == (SPR_SR_EIR | SPR_SR_EXR))
|
| 56 |
|
|
except_handle(EXCEPT_HPINT, 0);
|
| 57 |
102 |
lampret |
} else
|
| 58 |
138 |
markom |
if ((mfspr(SPR_SR) & (SPR_SR_EIR | SPR_SR_EXR)) == (SPR_SR_EIR | SPR_SR_EXR))
|
| 59 |
|
|
except_handle(EXCEPT_LPINT, 0);
|
| 60 |
|
|
*/
|
| 61 |
|
|
if ((picsr & (SPR_SR_EIR | SPR_SR_EXR)) == (SPR_SR_EIR | SPR_SR_EXR)) {
|
| 62 |
|
|
if (picsr & picpr) {
|
| 63 |
|
|
except_handle(EXCEPT_HPINT, 0);
|
| 64 |
|
|
} else if(picsr) {
|
| 65 |
|
|
except_handle(EXCEPT_LPINT, 0);
|
| 66 |
|
|
}
|
| 67 |
|
|
}
|
| 68 |
102 |
lampret |
}
|
| 69 |
|
|
|
| 70 |
|
|
/* Asserts interrupt to the PIC. */
|
| 71 |
|
|
void report_interrupt(int line)
|
| 72 |
|
|
{
|
| 73 |
|
|
setsprbits(SPR_PMR, SPR_PMR_DME, 0); /* Disable doze mode */
|
| 74 |
|
|
setsprbits(SPR_PMR, SPR_PMR_SME, 0); /* Disable sleep mode */
|
| 75 |
|
|
|
| 76 |
|
|
printf("Asserting interrupt %d.\n", line);
|
| 77 |
|
|
if (getsprbit(SPR_PICMR, line) || line < 2)
|
| 78 |
|
|
setsprbit(SPR_PICSR, line, 1);
|
| 79 |
|
|
}
|
