OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [pic/] [pic.c] - Blame information for rev 167

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 102 lampret
/* pic.c -- Simulation of OpenRISC 1000 programmable interrupt controller
2
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
3
 
4
This file is part of OpenRISC 1000 Architectural Simulator.
5
 
6
This program is free software; you can redistribute it and/or modify
7
it under the terms of the GNU General Public License as published by
8
the Free Software Foundation; either version 2 of the License, or
9
(at your option) any later version.
10
 
11
This program is distributed in the hope that it will be useful,
12
but WITHOUT ANY WARRANTY; without even the implied warranty of
13
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
GNU General Public License for more details.
15
 
16
You should have received a copy of the GNU General Public License
17
along with this program; if not, write to the Free Software
18
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
19
 
20
/* This is functional simulation of OpenRISC 1000 architectural
21
   programmable interrupt controller.
22
*/
23
 
24
#include <stdlib.h>
25
#include <stdio.h>
26
#include <string.h>
27
 
28
#include "pic.h"
29
#include "spr_defs.h"
30
#include "except.h"
31 167 markom
#include "sprs.h"
32 102 lampret
 
33
extern int cont_run;
34
 
35
/* Reset. It initializes PIC registers. */
36
void pic_reset()
37
{
38
        printf("Resetting PIC.\n");
39
        mtspr(SPR_PICMR, 0);
40
        mtspr(SPR_PICPR, 0);
41
        mtspr(SPR_PICSR, 0);
42
}
43
 
44
/* Simulation hook. Must be called every clock cycle to simulate PIC
45
   It does internal functional PIC simulation. */
46
void pic_clock()
47
{
48 138 markom
  unsigned long picsr;
49
  unsigned long picpr;
50
 
51
  picsr = mfspr(SPR_PICSR);
52
  picpr = mfspr(SPR_PICPR);
53
 
54
  /* SIMON: This is a bug */
55
  /*    if (picsr & picpr) {
56
        if ((mfspr(SPR_SR) & (SPR_SR_EIR | SPR_SR_EXR)) == (SPR_SR_EIR | SPR_SR_EXR))
57
        except_handle(EXCEPT_HPINT, 0);
58 102 lampret
        } else
59 138 markom
        if ((mfspr(SPR_SR) & (SPR_SR_EIR | SPR_SR_EXR)) == (SPR_SR_EIR | SPR_SR_EXR))
60
        except_handle(EXCEPT_LPINT, 0);
61
  */
62 167 markom
  if ((mfspr(SPR_SR) & (SPR_SR_EIR | SPR_SR_EXR)) == (SPR_SR_EIR | SPR_SR_EXR)) {
63
    picsr = mfspr(SPR_PICSR);
64
    picpr = mfspr(SPR_PICPR);
65
    if (picsr & picpr)
66 138 markom
      except_handle(EXCEPT_HPINT, 0);
67 167 markom
    else if(picsr)
68 138 markom
      except_handle(EXCEPT_LPINT, 0);
69
  }
70 102 lampret
}
71
 
72
/* Asserts interrupt to the PIC. */
73
void report_interrupt(int line)
74
{
75
        setsprbits(SPR_PMR, SPR_PMR_DME, 0); /* Disable doze mode */
76
        setsprbits(SPR_PMR, SPR_PMR_SME, 0); /* Disable sleep mode */
77
 
78
        printf("Asserting interrupt %d.\n", line);
79
        if (getsprbit(SPR_PICMR, line) || line < 2)
80
                setsprbit(SPR_PICSR, line, 1);
81
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.