OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [testbench/] [acv_gpio.c] - Blame information for rev 499

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 478 erez
/* GPIO test */
2
 
3 483 erez
#include "spr_defs.h"
4 478 erez
#include "support.h"
5 499 erez
#include "int.h"
6 478 erez
 
7
/* Relative Register Addresses */
8
#define RGPIO_IN        (4 * 0x00)
9
#define RGPIO_OUT       (4 * 0x01)
10
#define RGPIO_OE        (4 * 0x02)
11
#define RGPIO_INTE      (4 * 0x03)
12
#define RGPIO_PTRIG     (4 * 0x04)
13
#define RGPIO_AUX       (4 * 0x05)
14
#define RGPIO_CTRL      (4 * 0x06)
15
 
16
/* Fields inside RGPIO_CTRL */
17
#define RGPIO_CTRL_ECLK      0x00000001
18
#define RGPIO_CTRL_NEC       0x00000002
19
#define RGPIO_CTRL_INTE      0x00000004
20
#define RGPIO_CTRL_INT       0x00000008
21
 
22
#define GPIO_BASE 0xB0000000LU
23
 
24 483 erez
#define GPIO_INT_LINE 23 /* To which interrupt is GPIO connected */
25
 
26 478 erez
typedef volatile unsigned long *GPIO_REG;
27
 
28
GPIO_REG rgpio_in = (unsigned long *)(GPIO_BASE + RGPIO_IN),
29
  rgpio_out = (unsigned long *)(GPIO_BASE + RGPIO_OUT),
30
  rgpio_oe = (unsigned long *)(GPIO_BASE + RGPIO_OE),
31
  rgpio_inte = (unsigned long *)(GPIO_BASE + RGPIO_INTE),
32
  rgpio_ptrig = (unsigned long *)(GPIO_BASE + RGPIO_PTRIG),
33
  rgpio_aux = (unsigned long *)(GPIO_BASE + RGPIO_AUX),
34
  rgpio_ctrl = (unsigned long *)(GPIO_BASE + RGPIO_CTRL);
35
 
36 483 erez
/* fails if x is false */
37
#define ASSERT(x) ((x)?1: fail (__FILE__, __LINE__))
38
 
39
static void fail (char *file, int line)
40
{
41
  printf( "Test failed in %s:%i\n", file, line );
42
  report( 0xeeeeeeee );
43
  exit( 1 );
44
}
45
 
46
 
47
static void wait_input( unsigned long value )
48
{
49
  unsigned long first = *rgpio_in;
50
  if ( first == value )
51
    return;
52
  while ( 1 ) {
53
    unsigned long curr = *rgpio_in;
54
    if ( curr == value )
55
      return;
56
    if ( curr != first ) {
57
      printf( "While waiting for 0x%08lX, input changed from 0x%08lX to 0x%08lX\n", value, first, curr );
58
      ASSERT( 0 );
59
    }
60
  }
61
}
62
 
63
static volatile unsigned int_count = 0;
64
 
65 499 erez
 
66
static void gpio_interrupt( void *arg )
67 483 erez
{
68
  ++ int_count;
69
}
70
 
71
static void init_interrupts( void )
72
{
73 499 erez
  int_init();
74
  int_add( GPIO_INT_LINE, gpio_interrupt, 0, INT_LOW_PRI );
75 483 erez
 
76
  /* Enable interrupts */
77
  mtspr( SPR_SR, mfspr(SPR_SR) | SPR_SR_EXR | SPR_SR_EIR );
78
}
79
 
80
 
81
 
82
static void test_registers( void )
83
{
84
  printf( "Testing initial values of all registers\n" );
85
  ASSERT( *rgpio_oe == 0 );
86
  ASSERT( *rgpio_inte == 0 );
87
  ASSERT( *rgpio_ptrig == 0 );
88
  ASSERT( *rgpio_ctrl == 0 );
89
 
90
  printf( "Verifying that RGPIO_IN is read-only\n" );
91
  {
92
    unsigned long value = *rgpio_in;
93
    unsigned i;
94
    *rgpio_in = ~value;
95
    ASSERT( *rgpio_in == value );
96
 
97
    for ( i = 0; i < 32; ++ i ) {
98
      *rgpio_in = 1LU << i;
99
      ASSERT( *rgpio_in == value );
100
    }
101
  }
102
}
103
 
104
 
105
static void test_simple_io( void )
106
{
107
  unsigned i;
108
  unsigned long oe;
109
 
110
  printf( "Testing simple I/O\n" );
111
  for ( i = 1, oe = 1; i < 31; ++ i, oe = (oe << 1) | 1 ) {
112
    *rgpio_oe = oe;
113
 
114
    *rgpio_out = 0xFFFFFFFF;
115
    wait_input( 0xFFFFFFFF );
116
 
117
    *rgpio_out = 0x00000000;
118
    wait_input( 0x00000000 );
119
  }
120
}
121
 
122
 
123
static void test_interrupts( void )
124
{
125
  unsigned i;
126
 
127
  printf( "Testing interrupts\n" );
128
 
129
  *rgpio_oe = 0x80000000;
130
  int_count = 0;
131
  *rgpio_inte = 0x7fffffff;
132
  *rgpio_ptrig = 0x7fffffff;
133
  *rgpio_ctrl = RGPIO_CTRL_INTE;
134
 
135
  *rgpio_out = 0x80000000;
136
  for ( i = 0; i < 31; ++ i ) {
137
    while ( int_count <= i );
138
    ASSERT( int_count == i + 1 );
139
    ASSERT( (*rgpio_ctrl & RGPIO_CTRL_INT) == RGPIO_CTRL_INT );
140
    ASSERT( (*rgpio_in & 0x7fffffff) == (1LU << i) );
141
    ASSERT( (*rgpio_ctrl & RGPIO_CTRL_INT) == 0 );
142
    *rgpio_out = (i % 2) ? 0x80000000 : 0;
143
  }
144
 
145
  /* Return things to normal */
146
  *rgpio_ctrl = 0;
147
}
148
 
149
static void test_external_clock( void )
150
{
151
  unsigned i;
152
  printf( "Testing external clock\n" );
153
 
154
  *rgpio_oe = 0x80000000;
155
  *rgpio_inte = 0x7fffffff;
156
  *rgpio_ptrig = 0x7fffffff;
157
 
158
  /* Test positive edge */
159
  int_count = 0;
160
  *rgpio_ctrl = RGPIO_CTRL_INTE;
161
  *rgpio_out = 0x80000000;
162
  for ( i = 0; i < 31; ++ i ) {
163
    while ( int_count <= i );
164
    ASSERT( int_count == i + 1 );
165
    ASSERT( (*rgpio_ctrl & RGPIO_CTRL_INT) == RGPIO_CTRL_INT );
166
    ASSERT( (*rgpio_in & 0x7fffffff) == (1LU << i) );
167
    ASSERT( (*rgpio_ctrl & RGPIO_CTRL_INT) == 0 );
168
    *rgpio_out = (i % 2) ? 0x80000000 : 0;
169
  }
170
 
171
  /* Test negative edge */
172
  int_count = 0;
173
  *rgpio_ctrl = RGPIO_CTRL_INTE | RGPIO_CTRL_NEC;
174
  *rgpio_out = 0x80000000;
175
  for ( i = 0; i < 31; ++ i ) {
176
    while ( int_count <= i );
177
    ASSERT( int_count == i + 1 );
178
    ASSERT( (*rgpio_ctrl & RGPIO_CTRL_INT) == RGPIO_CTRL_INT );
179
    ASSERT( (*rgpio_in & 0x7fffffff) == (1LU << i) );
180
    ASSERT( (*rgpio_ctrl & RGPIO_CTRL_INT) == 0 );
181
    *rgpio_out = (i % 2) ? 0x80000000 : 0;
182
  }
183
 
184
  /* Return things to normal */
185
  *rgpio_ctrl = 0;
186
}
187
 
188
 
189
static void endshake( void )
190
{
191
  printf( "Finishing simulation\n" );
192
  *rgpio_oe = 0xffff0000;
193
  *rgpio_out = 0x12340000;
194
  wait_input( 0x12345678 );
195
  *rgpio_oe = 0xffffffff;
196
  *rgpio_out = 0xDeadDead;
197
}
198
 
199
 
200 478 erez
int main()
201
{
202
  printf( "Starting GPIO test\n" );
203
 
204 483 erez
  init_interrupts();
205
 
206
  test_registers();
207
  test_simple_io();
208
  test_interrupts();
209
  test_external_clock();
210
  endshake();
211 478 erez
 
212
  printf( "Ending GPIO test\n" );
213
 
214
  report (0xdeaddead);
215
  return 0;
216
}
217
 
218
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.