Subversion Repositories or1k

/* default.cfg -- Simulator testbench default configuration script file

   Copyright (C) 2001, Marko Mlinar, markom@opencores.org

This file is part of OpenRISC 1000 Architectural Simulator.

This program is free software; you can redistribute it and/or modify

it under the terms of the GNU General Public License as published by

the Free Software Foundation; either version 2 of the License, or

(at your option) any later version.

This program is distributed in the hope that it will be useful,

but WITHOUT ANY WARRANTY; without even the implied warranty of

MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

GNU General Public License for more details.

You should have received a copy of the GNU General Public License

along with this program; if not, write to the Free Software

Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */

section memory

  /*random_seed = 12345

  type = random*/

  pattern = 0x00

  type = unknown /* Fastest */

  nmemories = 2

  device 0

    name = "FLASH"

    ce = 0

    baseaddr = 0xf0000000

    size = 0x00200000

    delayr = 10

    delayw = -1

  enddevice

  device 1

    name = "RAM"

    ce = 1

    baseaddr = 0x00000000

    size = 0x00200000

    delayr = 2

    delayw = 4

  enddevice

end

section immu

  enabled = 1

  nsets = 64

  nways = 1

  ustates = 2

  pagesize = 8192

end

section dmmu

  enabled = 1

  nsets = 64

  nways = 1

  ustates = 2

  pagesize = 8192

end

section ic

  enabled = 1

  nsets = 256

  nways = 1

  ustates = 2

  blocksize = 16

end

section dc

  enabled = 1

  nsets = 256

  nways = 1

  ustates = 2

  blocksize = 16

end

section cpu

  ver = 0x1200

  rev = 0x0001

  /* upr = */

  superscalar = 0

  hazards = 0

  dependstats = 0

end

section bpb

  enabled = 0

  btic = 0

end

section debug

  /*enabled = 0

  gdb_enabled = 0*/

  server_port = 9999

end

section sim

  debug = 0

  profile = 0

  prof_fn = "sim.profile"

  exe_log = 0

  exe_log_type = software

  exe_log_fn = "executed.log"

end

section mc

  enabled = 1

  baseaddr = 0x93000000

  POC = 0x00000008                 /* Power on configuration register */

end

section dma

  ndmas = 1

  device 0

    baseaddr = 0xB8000000

    irq = 4

  enddevice

end

section ethernet

  nethernets = 1

  device 0

    baseaddr = 0x92000000

    dma = 0

    irq = 4

    rtx_type = 0

    tx_channel = 0

    rx_channel = 1

    rxfile = "eth0.tx"

    txfile = "eth0.tx"

    sockif = "eth0"

  enddevice

end

section VAPI

  enabled = 0

  server_port = 9998

end

section fb

  enabled = 1

  baseaddr = 0x97000000

  refresh_rate = 10000

  filename = "primary"

end

section kbd

  enabled = 1

  irq = 5

  baseaddr = 0x94000000

  rxfile = "./kbdtest.rx"

end

section test

  enabled = 1

  baseaddr = 0xa5000000

end