OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [testbench/] [default.cfg] - Blame information for rev 332

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 311 markom
/* default.cfg -- Simulator testbench default configuration script file
2
   Copyright (C) 2001, Marko Mlinar, markom@opencores.org
3
 
4
This file is part of OpenRISC 1000 Architectural Simulator.
5
 
6
This program is free software; you can redistribute it and/or modify
7
it under the terms of the GNU General Public License as published by
8
the Free Software Foundation; either version 2 of the License, or
9
(at your option) any later version.
10
 
11
This program is distributed in the hope that it will be useful,
12
but WITHOUT ANY WARRANTY; without even the implied warranty of
13
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
GNU General Public License for more details.
15
 
16
You should have received a copy of the GNU General Public License
17
along with this program; if not, write to the Free Software
18
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
19
 
20
section memory
21
  memory_table_file = "simmem.cfg"
22
  /*random_seed = 12345
23
  type = random*/
24
  pattern = 0x00
25
  type = unknown /* Fastest */
26
end
27
 
28
section cpu
29
  ver = 0x1200
30
  rev = 0x0001
31
  /* upr = */
32
  superscalar = 0
33
  hazards = 0
34
  history = 0
35
  dependstats = 0
36
  dependency = 0
37
  slp = 0
38
  btic = 0
39
  bpb = 0
40
end
41
 
42
section debug
43
  /*enabled = 0
44
  gdb_enabled = 0*/
45
  server_port = 9999
46
end
47
 
48
section sim
49
  debug = 0
50
  profile = 0
51
  prof_fn = "sim.profile"
52
 
53
  /* iprompt = 0 */
54
  exe_log = 0
55
  exe_log_fn = "executed.log"
56
end
57
 
58
section mc
59
  enabled = 0
60
  baseaddr = 0xa0000000
61
  POC = 0x00000008                 /* Power on configuration register */
62
end
63
 
64
section uart
65
  enabled = 0
66
  nuarts = 1
67
 
68
  device 0
69
    baseaddr = 0x80000000
70
    rxfile = "/tmp/uart0.rx"
71
    txfile = "/tmp/uart0.tx"
72
    jitter = -1                     /* async behaviour */
73
  enddevice
74
end
75
 
76
section dma
77
  enabled = 0
78
  ndmas = 1
79
 
80
  device 0
81
    baseaddr = 0x90000000
82
    irq = 4
83
  enddevice
84
end
85
 
86
section VAPI
87
  enabled = 0
88
  server_port = 9998
89
end
90
 
91
section ethernet
92
  enabled = 0
93
end
94 332 markom
 
95
section tick
96
  enabled = 1
97
  irq = 3
98
end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.