OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_47/] [or1ksim/] [testbench/] [default.ld] - Blame information for rev 956

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 485 markom 
MEMORY
2 
        {
3 
        except : ORIGIN = 0x00000000, LENGTH = 0x00002000
4 
        flash  : ORIGIN = 0x00002000, LENGTH = 0x001fe000
5 
        ram    : ORIGIN = 0x40000000, LENGTH = 0x00200000
6 
        }
7 
 
8 
SECTIONS
9 
{
10 
      .except :
11 
        {
12 
        *(.except)
13 
         _src_beg = .;
14 
        } > except
15 
      .text :
16 
        AT ( ADDR (.except) + SIZEOF (.except) )
17 
        {
18 
        _dst_beg = .;
19 
        *(.text)
20 
        } > ram
21 
      .data :
22 
        AT ( ADDR (.except) + SIZEOF (.except) + SIZEOF (.text))
23 
        {
24 
        *(.data)
25 956 simons 
        } > ram
26 
      .rodata :
27 
        AT ( ADDR (.except) + SIZEOF (.except) +  SIZEOF (.text) + SIZEOF (.data))
28 
        {
29 
        *(.rodata)
30 485 markom 
        _dst_end = .;
31 
        } > ram
32 
      .bss :
33 
        {
34 
        *(.bss)
35 
        } > ram
36 
      .stack  ALIGN(0x10) (NOLOAD):
37 
        {
38 
        *(.stack)
39 
        _ram_end = .;
40 
        } > ram
41 
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.