URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_58/] [or1ksim/] [sim.cfg] - Blame information for rev 261

Go to most recent revision | Details | Compare with Previous | View Log


section mc
  enabled = 1
  baseaddr = 0xa0000000
  memory_table_file = "simmem.cfg"
  POC = 0x00000008                 /* Power on configuration register */
end
 
section uart
  enabled = 1
  nuarts = 1
 
  device 0
    baseaddr = 0x80000000
    rxfile = "/tmp/uart0.rx"
    txfile = "/tmp/uart0.tx"
    jitter = -1                     /* async behaviour */
  enddevice
end
 
section dma
  enabled = 1
  ndmas = 1
 
  device 0
    baseaddr = 0x90000000
    irq = 4
  enddevice
end

Line No.	Rev	Author	Line
1	243	markom	`section mc`
2	261	markom	`enabled = 1`
3			`baseaddr = 0xa0000000`
4			`memory_table_file = "simmem.cfg"`
5			`POC = 0x00000008 /* Power on configuration register */`
6	243	markom	`end`
7	261	markom
8			`section uart`
9			`enabled = 1`
10			`nuarts = 1`
11
12			`device 0`
13			`baseaddr = 0x80000000`
14			`rxfile = "/tmp/uart0.rx"`
15			`txfile = "/tmp/uart0.tx"`
16			`jitter = -1 /* async behaviour */`
17			`enddevice`
18			`end`
19
20			`section dma`
21			`enabled = 1`
22			`ndmas = 1`
23
24			`device 0`
25			`baseaddr = 0x90000000`
26			`irq = 4`
27			`enddevice`
28			`end`

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_58/] [or1ksim/] [sim.cfg] - Blame information for rev 261