OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_61/] [or1ksim/] [sim-config.h] - Blame information for rev 69

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 jrydberg
/* config.h -- Simulator configuration header file
2
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
3
 
4
   This file is part of OpenRISC 1000 Architectural Simulator.
5
 
6
   This program is free software; you can redistribute it and/or modify
7
   it under the terms of the GNU General Public License as published by
8
   the Free Software Foundation; either version 2 of the License, or
9
   (at your option) any later version.
10
 
11
   This program is distributed in the hope that it will be useful,
12
   but WITHOUT ANY WARRANTY; without even the implied warranty of
13
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
   GNU General Public License for more details.
15
 
16
   You should have received a copy of the GNU General Public License
17
   along with this program; if not, write to the Free Software
18
   Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
19
 
20
/* Simulator configuration macros. Eventually this one will be a lot bigger. */
21 30 lampret
 
22
#define NR_UARTS        4       /* Number of UARTs simulated */   
23 45 lampret
#define NONE            0
24
#define VIRTUAL         1
25
#define PHYSICAL        2
26 7 jrydberg
 
27
struct config {
28
        struct {
29 30 lampret
                int tagtype;
30 7 jrydberg
        } dc;
31 30 lampret
        int clkcycle_ns;        /* Clock cycle in nanoseconds */
32
        struct {
33
                char *rxfile;   /* File for RX */
34
                char *txfile;   /* File for TX (required) */
35
                unsigned long baseaddr; /* Naturally aligned base address */
36
        } uarts[NR_UARTS];
37
        struct {
38
                unsigned long startaddr;
39
                unsigned long endaddr;
40
        } ram;
41 69 lampret
        int simdebug;   /* Simulator debugging */
42 7 jrydberg
};
43
 
44
extern struct config config;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.