OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_62/] [or1ksim/] [Makefile.am] - Blame information for rev 7

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 jrydberg
#
2
#
3
#
4
#
5
#
6
 
7
SUBDIRS = cpu bpb support cache mmu
8
 
9
noinst_PROGRAMS = sim
10
 
11
sim_SOURCES     = toplevel.c sim-config.c
12
sim_LDADD       = cpu/common/libcommon.a cpu/$(CPU_ARCH)/libarch.a \
13
        support/libsupport.a mmu/libmmu.a bpb/libbpb.a cache/libcache.a
14
sim_LDFLAGS     = -lreadline

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.