OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [nog_patch_70/] [or1ksim/] [testbench/] [mmu.cfg] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 449 simons
section memory
2
  /*random_seed = 12345
3
  type = random*/
4
  pattern = 0x00
5
  type = unknown /* Fastest */
6
 
7
  nmemories = 2
8
  device 0
9
    name = "RAM"
10 957 simons
    ce = 1
11
    baseaddr = 0x00000000
12 449 simons
    size = 0x00200000
13
    delayr = 1
14
    delayw = 2
15
  enddevice
16
 
17
  device 1
18
    name = "FLASH"
19 957 simons
    ce = 0
20 970 simons
    baseaddr = 0xf0000000
21 449 simons
    size = 0x00200000
22
    delayr = 10
23
    delayw = -1
24
  enddevice
25
end
26
 
27
section immu
28
  enabled = 1
29 639 simons
  nsets = 64
30 449 simons
  nways = 1
31 639 simons
  ustates = 2
32 457 simons
  pagesize = 8192
33 449 simons
end
34
 
35
section dmmu
36
  enabled = 1
37 639 simons
  nsets = 64
38 449 simons
  nways = 1
39 639 simons
  ustates = 2
40 457 simons
  pagesize = 8192
41 449 simons
end
42
 
43
section ic
44 639 simons
  enabled = 1
45
  nsets = 256
46 449 simons
  nways = 1
47 639 simons
  ustates = 2
48 449 simons
  blocksize = 16
49
end
50
 
51
section dc
52 639 simons
  enabled = 1
53
  nsets = 256
54 449 simons
  nways = 1
55 639 simons
  ustates = 2
56 449 simons
  blocksize = 16
57
end
58
 
59
section sim
60
  /* verbose = 1 */
61
  debug = 0
62
  profile = 0
63
  prof_fn = "sim.profile"
64
 
65
  history = 1
66
  /* iprompt = 0 */
67
  exe_log = 0
68
  exe_log_fn = "executed.log"
69
end
70
 
71 957 simons
section mc
72
  enabled = 1
73
  baseaddr = 0x93000000
74
  POC = 0x00000008                 /* Power on configuration register */
75
end
76
 
77
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.