OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [Makefile.am] - Blame information for rev 1745

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1745 jeremybenn
# Makefile.am -- Top level automake configuration file
2 7 jrydberg
#
3 1745 jeremybenn
# Copyright (C) 1999 OpenCores
4
# Copyright (C) 2008 Embecosm Limited
5 7 jrydberg
#
6 1745 jeremybenn
# Contributor Jeremy Bennett 
7 7 jrydberg
#
8 1745 jeremybenn
# This file is part of OpenRISC 1000 Architectural Simulator.
9 7 jrydberg
#
10 1745 jeremybenn
# This program is free software; you can redistribute it and/or modify it
11
# under the terms of the GNU General Public License as published by the Free
12
# Software Foundation; either version 3 of the License, or (at your option)
13
# any later version.
14 7 jrydberg
#
15 1745 jeremybenn
# This program is distributed in the hope that it will be useful, but WITHOUT
16
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
18
# more details.
19
#
20
# You should have received a copy of the GNU General Public License along
21
# with this program.  If not, see .
22 7 jrydberg
 
23
 
24 1745 jeremybenn
SUBDIRS               = cpu        \
25
                        bpb        \
26
                        support    \
27
                        cache      \
28
                        mmu        \
29
                        peripheral \
30
                        tick       \
31
                        pm         \
32
                        pic        \
33
                        debug      \
34
                        vapi       \
35
                        cuc        \
36
                        port
37 7 jrydberg
 
38 1745 jeremybenn
# Build a standalone simulator and a linkable library of the simulator
39 879 markom
 
40 1745 jeremybenn
bin_PROGRAMS          = sim
41
lib_LTLIBRARIES       = libsim.la
42
include_HEADERS       = or1ksim.h
43
 
44
# The internal library
45
 
46
noinst_LTLIBRARIES    = libor1ksys.la
47
 
48
libor1ksys_la_SOURCES = toplevel_support.c    \
49
                        sim-config.c  \
50
                        sim-config.h  \
51
                        profiler.c    \
52
                        mprofiler.c   \
53
                        profiler.h    \
54
                        mprofiler.h   \
55
                        sim-cmd.c
56
 
57
libor1ksys_la_LIBADD  = cpu/common/libcommon.la            \
58
                        cpu/$(CPU_ARCH)/libarch.la         \
59
                        cpu/or1k/libor1k.la                \
60
                        support/libsupport.la              \
61
                        mmu/libmmu.la                      \
62
                        bpb/libbpb.la                      \
63
                        cache/libcache.la                  \
64
                        peripheral/libperipheral.la        \
65
                        peripheral/channels/libchannels.la \
66
                        tick/libtick.la                    \
67
                        pm/libpm.la                        \
68
                        pic/libpic.la                      \
69
                        debug/libdebug.la                  \
70
                        vapi/libvapi.la                    \
71
                        cuc/libcuc.la                      \
72
                        port/libport.la
73
 
74
libor1ksys_la_LDFLAGS = -lm
75
 
76
# Standalone program
77
 
78
sim_SOURCES           = toplevel.c \
79
                        or1ksim.h
80
 
81
sim_LDADD             = libor1ksys.la
82
 
83
# Library
84
 
85
libsim_la_SOURCES     = libtoplevel.c \
86
                        or1ksim.h
87
 
88
libsim_la_LIBADD      = libor1ksys.la

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.