URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [sim-cmd.c] - Blame information for rev 1778

Go to most recent revision | Details | Compare with Previous | View Log


/* sim-cmd.c -- Simulator command parsing
 
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
   Copyright (C) 2005 Gy�rgy `nog' Jeney, nog@sdf.lonestar.org
   Copyright (C) 2008 Embecosm Limited
 
   Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>
 
   This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.
 
   This program is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published by the Free
   Software Foundation; either version 3 of the License, or (at your option)
   any later version.
 
   This program is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   more details.
 
   You should have received a copy of the GNU General Public License along
   with this program.  If not, see <http://www.gnu.org/licenses/>.  */
 
/* This program is commented throughout in a fashion suitable for processing
   with Doxygen. */
 
 
/* Autoconf and/or portability configuration */
#include "config.h"
 
/* System includes */
#include <stdlib.h>
#include <unistd.h>
#include <stdio.h>
 
#ifdef HAVE_LIBREADLINE
#include <readline/readline.h>
#include <readline/history.h>
#endif /* HAVE_LIBREADLINE */
 
/* Package includes */
#include "sim-cmd.h"
#include "sim-config.h"
#include "execute.h"
#include "labels.h"
#include "gdbcomm.h"
#include "sched.h"
#include "toplevel-support.h"
#include "dumpverilog.h"
#include "profiler.h"
#include "mprofiler.h"
#include "trace.h"
#include "debug-unit.h"
#include "stats.h"
#include "sprs.h"
#include "dcache-model.h"
#include "branch-predict.h"
#include "debug.h"
#include "cuc.h"
 
 
/* The number of instructions to execute before droping into interactive mode */
static long long to_insn_num;
 
struct sim_stat
{
  void (*stat_func) (void *dat);
  void *dat;
  struct sim_stat *next;
};
 
static struct sim_stat *sim_stats = NULL;
 
/* Registers a status printing callback */
void
reg_sim_stat (void (*stat_func) (void *dat), void *dat)
{
  struct sim_stat *new = malloc (sizeof (struct sim_stat));
 
  if (!new)
    {
      fprintf (stderr, "reg_sim_stat: Out-of-memory\n");
      exit (1);
    }
 
  new->stat_func = stat_func;
  new->dat = dat;
  new->next = sim_stats;
  sim_stats = new;
}
 
/* Scheduler job that drops us back into interactive mode after the next
 * instruction has executed */
void
reenter_int (void *dat)
{
  if (!runtime.sim.hush)
    dumpreg ();
  handle_sim_command ();
}
 
static int
sim_cmd_quit (int argc, char **argv)    /* quit */
{
  PRINTF ("\n");
  sim_done ();
  return 0;
}
 
static int
sim_cmd_help (int argc, char **argv)    /* help */
{
  PRINTF ("q                              - quit simulator\n");
  PRINTF ("r                              - display all registers\n");
  PRINTF ("t                              - execute next instruction\n");
  PRINTF
    ("run <instructions> [<hush>]    - execute <instruction> instructions, no reg\n");
  PRINTF ("                                 dump if hush\n");
  PRINTF
    ("pr <r> <value>                 - patch register <r> with <value>\n");
  PRINTF
    ("dm <fromaddr> [<toaddr>]       - display memory from <fromaddr> to <toaddr>\n");
  PRINTF ("de <fromaddr> [<toaddr>]       - debug insn memory\n");
  PRINTF
    ("pm <addr> <value>              - patch memory location <addr> with <value>\n");
  PRINTF
    ("pc <value>                     - patch PC register with <value>\n");
  PRINTF ("cm <fromaddr> <toaddr> <size>  - copy memory\n");
  PRINTF
    ("break <addr>                   - toggle breakpoint at address <addr>\n");
  PRINTF ("breaks                         - print all set breakpoints\n");
  PRINTF ("reset                          - simulator reset\n");
  PRINTF ("hist                           - execution history\n");
  PRINTF
    ("stall                          - stalls the processor and gives control to\n");
  PRINTF ("                                 the debugger\n");
  PRINTF ("unstall                        - unstalls the processor\n");
  PRINTF
    ("stats <num|clear>              - execution statistics num or clear it.\n");
  PRINTF
    ("info                           - configuration info (caches etc.)\n");
  PRINTF
    ("dv <fromaddr> [<toaddr>] [<m>] - dumps memory as verilog module <m>\n");
  PRINTF ("                                 (use redirect to capture)\n");
  PRINTF
    ("dh <fromaddr> [<toaddr>]       - dumps memory as hex code (use redirect)\n");
  PRINTF ("setdbch                        - toggles debug channels on/off\n");
  PRINTF
    ("set <section> <item> = <param> - set configuration.  See sim.cfg for more\n");
  PRINTF ("                                 information.\n");
  PRINTF ("debug                          - toggles simulator debug mode\n");
  PRINTF
    ("cuc                            - enters Custom Unit Compiler command prompt\n");
  PRINTF
    ("help                           - available commands (this list)\n");
  PRINTF
    ("<cmd> > <filename>             - redirect simulator stdout to <filename>\n");
  PRINTF ("                                 (and not emulated PRINTF)\n\n");
  (void)main_mprofiler (0, NULL, 1);
  PRINTF ("\n");
  (void)main_profiler (0, NULL, 1);
  return 0;
}
 
static int
sim_cmd_trace (int argc, char **argv)   /* trace */
{
  runtime.sim.hush = 0;
  sched_next_insn (reenter_int, NULL);
  return 1;
}
 
static int
sim_cmd_dm (int argc, char **argv)      /* dump memory */
{
  static oraddr_t from = 0, to = 0;
 
  if (argc >= 2)
    {
      if (argv[1][0] == '_')
        from = eval_label (argv[1]);
      else
        from = strtoul (argv[1], NULL, 0);
      to = from + 0x40;
    }
  if (argc >= 3)
    to = strtoul (argv[2], NULL, 0);
  dump_memory (from, to);
  PRINTF ("\n");
  return 0;
}
 
static int
sim_cmd_dv (int argc, char **argv)      /* dump memory as verilog */
{
  static oraddr_t from = 0, to = 0;
 
  if (argc >= 2)
    {
      if (argv[1][0] == '_')
        from = eval_label (argv[1]);
      else
        from = strtoul (argv[1], NULL, 0);
      to = from + 0x40;
    }
  if (argc >= 3)
    to = strtoul (argv[2], NULL, 0);
 
  if (argc < 4)
    dumpverilog ("or1k_mem", from, to);
  else
    dumpverilog (argv[3], from, to);
 
  PRINTF ("\n");
  return 0;
}
 
static int
sim_cmd_dh (int argc, char **argv)      /* dump memory as hex */
{
  static oraddr_t from = 0, to = 0;
 
  if (argc >= 2)
    {
      if (argv[1][0] == '_')
        from = eval_label (argv[1]);
      else
        from = strtoul (argv[1], NULL, 0);
      to = from + 0x40;
    }
  if (argc >= 3)
    to = strtoul (argv[2], NULL, 0);
 
  dumphex (from, to);
  PRINTF ("\n");
  return 0;
}
 
static int
sim_cmd_pm (int argc, char **argv)      /* patch memory */
{
  static oraddr_t addr = 0;
  int breakpoint = 0;
 
  if (argc != 3)
    {
      PRINTF ("pm <address> <value>\n");
      return 0;
    }
 
  if (argc >= 2)
    {
      if (argv[1][0] == '_')
        addr = eval_label (argv[1]);
      else
        addr = strtoul (argv[1], NULL, 0);
    }
  set_mem32 (addr, strtoul (argv[2], NULL, 0), &breakpoint);
  return 0;
}
 
static int
sim_cmd_cm (int argc, char **argv)      /* copy memory 2004-01-20 hpanther */
{
  static oraddr_t from = 0, to = 0;
  static unsigned int size = 0;
  int i;
 
  if (argc >= 2)
    {
      if (argv[1][0] == '_')
        from = eval_label (argv[1]);
      else
        from = strtoul (argv[1], NULL, 0);
    }
 
  if (argc >= 3)
    {
      if (argv[2][0] == '_')
        to = eval_label (argv[2]);
      else
        to = strtoul (argv[2], NULL, 0);
    }
 
  if (argc >= 4)
    {
      if (argv[3][0] == '_')
        size = eval_label (argv[3]);
      else
        size = strtoul (argv[3], NULL, 0);
    }
 
  for (i = 0; i < size; i += 4)
    set_direct32 (to + i, eval_direct32 (from + i, 0, 0), 0, 0);
  return 0;
}
 
static int
sim_cmd_pr (int argc, char **argv)      /* patch regs */
{
  if (argc != 3)
    {
      PRINTF ("pr <register> <value>\n");
      return 0;
    }
  setsim_reg (strtoul (argv[1], NULL, 0), strtoul (argv[2], NULL, 0));
#if DYNAMIC_EXECUTION
  PRINTF
    ("WARNING: Patching registers may not work with the dynamic execution model\n");
#endif
  return 0;
}
 
static int
sim_cmd_pc (int argc, char **argv)      /* patch PC */
{
#if DYNAMIC_EXECUTION
  PRINTF ("Patching the pc in the dynamic execution model doesn't work\n");
#else
  if (argc != 2)
    {
      PRINTF ("pc <value>\n");
      return 0;
    }
 
  cpu_state.pc = strtoul (argv[1], NULL, 0);
  pcnext = cpu_state.pc + 4;
#endif
  return 0;
}
 
static int
sim_cmd_breaks (int argc, char **argv)  /* print breakpoints */
{
  print_breakpoints ();
  return 0;
}
 
static int
sim_cmd_break (int argc, char **argv)   /* set/clear breakpoint */
{
#if DYNAMIC_EXECUTION
  PRINTF
    ("Setting simulator breakpoints is not support with the recompiler\n");
  return 0;
#else
  char *p;
  oraddr_t addr;
  struct label_entry *l;
 
  if (argc != 2)
    {
      PRINTF ("break <label or address>\n");
      return 0;
    }
 
  addr = strtoul (argv[1], &p, 0);
  if (*p)
    {
      l = find_label (argv[1]);
      if (l)
        set_insnbrkpoint (l->addr);
      else
        PRINTF ("Label `%s' does not exist\n", argv[1]);
    }
  else
    set_insnbrkpoint (addr);
  return 0;
#endif
}
 
static int
sim_cmd_r (int argc, char **argv)       /* dump regs */
{
  dumpreg ();
  return 0;
}
 
static int
sim_cmd_de (int argc, char **argv)      /* disassemble */
{
  static oraddr_t from = 0, to = 0;
 
  if (argc >= 2)
    {
      if (argv[1][0] == '_')
        from = eval_label (argv[1]);
      else
        from = strtoul (argv[1], NULL, 0);
      to = from + 0x40;
    }
 
  if (argc >= 3)
    to = strtoul (argv[2], NULL, 0);
 
  disassemble_memory (from, to, 1);
  PRINTF ("\n");
  return 0;
}
 
static int
sim_cmd_reset (int argc, char **argv)   /* reset simulator */
{
  sim_reset ();
  return 0;
}
 
static int
sim_cmd_hist (int argc, char **argv)    /* dump history */
{
  int i;
  struct hist_exec *cur;
  if (!config.sim.history)
    {
      PRINTF ("Simulation history disabled.\n");
      return 0;
    }
  for (i = HISTEXEC_LEN, cur = hist_exec_tail->next; i; i--, cur = cur->next)
    disassemble_memory (cur->addr, cur->addr + 4, 1);
  PRINTF ("\n");
  return 0;
}
 
/* Called when it is suspisous that runtime.sim.instructions has reached
 * to_insn_num */
void
check_insn_exec (void *dat)
{
  if (runtime.cpu.instructions < to_insn_num)
    {
      /* Instruction count has not yet been reached, reschedule */
      long long int delta = to_insn_num - runtime.cpu.instructions;
      SCHED_ADD (check_insn_exec, NULL,
                 (delta > INT32_MAX) ? INT32_MAX : delta);
      return;
    }
  handle_sim_command ();
}
 
void
print_insn_exec (void *dat)
{
  dumpreg ();
  if (runtime.cpu.instructions < to_insn_num)
    {
      /* Instruction count has not yet been reached, reschedule */
      sched_next_insn (print_insn_exec, NULL);
      return;
    }
  handle_sim_command ();
}
 
static int
sim_cmd_run (int argc, char **argv)     /* run */
{
  runtime.sim.hush = 0;
  if (argc >= 3)
    {
      if (!strcmp (argv[2], "hush"))
        runtime.sim.hush = 1;
    }
 
  if (argc >= 2)
    {
      if ((to_insn_num = strtoll (argv[1], NULL, 0)) != -1)
        {
          if (runtime.sim.hush)
            {
              /* Schedule a job to run in to_insn_num cycles time since an instruction
               * may execute in only 1 cycle.  check_insn_exec will check if the right
               * number of instructions have been executed.  If not it will
               * reschedule.  */
              SCHED_ADD (check_insn_exec, NULL,
                         (to_insn_num > INT32_MAX) ? INT32_MAX : to_insn_num);
            }
          else
            {
              /* The user wants to see the execution dumps.  Schedule a task to show
               * it to him after each cycle */
              sched_next_insn (print_insn_exec, NULL);
            }
          to_insn_num += runtime.cpu.instructions;
        }
      else
        {
          if (!runtime.sim.hush)
            sched_next_insn (print_insn_exec, NULL);
        }
    }
  else
    /* Run 0 instructions */
    return 0;
 
  return 1;
}
 
static int
sim_cmd_stall (int argc, char **argv)   /* Added by CZ 210801 */
{
#if DYNAMIC_EXECUTION
  PRINTF ("Can't stall the cpu with the dynamic recompiler\n");
  return 0;
#else
  set_stall_state (1);
  runtime.sim.iprompt = 0;
  runtime.sim.hush = 1;
  return 1;
#endif
}
 
static int
sim_cmd_unstall (int argc, char **argv) /* Added by CZ 210801 */
{
#if DYNAMIC_EXECUTION
  PRINTF ("Can't unstall the cpu with the dynamic recompiler\n");
  return 0;
#else
  set_stall_state (0);
  return 0;
#endif
}
 
static int
sim_cmd_stats (int argc, char **argv)   /* stats */
{
  if (argc != 2)
    {
      PRINTF ("stats <stat no. or `clear'>\n");
      return 0;
    }
 
  if (strcmp (argv[1], "clear") == 0)
    {
      initstats ();
      PRINTF ("Cleared.\n");
    }
  else
    {
      printstats (strtoul (argv[1], NULL, 0));
    }
  return 0;
}
 
static int
sim_cmd_info (int argc, char **argv)    /* configuration info */
{
  struct sim_stat *cur_stat = sim_stats;
 
  /* Display info about various modules */
  sprs_status ();
  PRINTF ("\n");
  memory_table_status ();
  if (config.dc.enabled)
    dc_info ();
 
  if (config.bpb.enabled)
    bpb_info ();
  if (config.bpb.btic)
    btic_info ();
 
  while (cur_stat)
    {
      cur_stat->stat_func (cur_stat->dat);
      cur_stat = cur_stat->next;
    }
 
  return 0;
}
 
static int
sim_cmd_setdbch (int argc, char **argv) /* Toggle debug channel on/off */
{
  if (argc != 2)
    {
      PRINTF ("setdbch <channel>\n");
      return 0;
    }
  parse_dbchs (argv[1]);
  return 0;
}
 
static int
sim_cmd_debug (int argc, char **argv)   /* debug mode */
{
  config.sim.debug ^= 1;
  return 0;
}
 
static int
sim_cmd_profile (int argc, char **argv) /* run profiler utility */
{
  return  main_profiler (argc, argv, 0);
}
 
static int
sim_cmd_mprofile (int argc, char **argv)        /* run mprofiler utility */
{
  return  main_mprofiler (argc, argv, 0);
}
 
static int
sim_cmd_cuc (int argc, char **argv)     /* run Custom Unit Compiler */
{
  main_cuc (runtime.sim.filename);
  return 0;
}
 
static int
sim_cmd_set (int argc, char **argv)     /* configuration info */
{
  set_config_command (argc, argv);
  return 0;
}
 
static char *
strip_space (char *str)
{
  while (isblank (*str) && *str)
    str++;
  return str;
}
 
struct sim_command
{
  const char *name;
  int (*cmd_handle) (int argc, char **argv);
};
 
static const struct sim_command sim_commands[] = {
  {"q", sim_cmd_quit},
  {"help", sim_cmd_help},
  {"t", sim_cmd_trace},
  {"dm", sim_cmd_dm},
  {"dv", sim_cmd_dv},
  {"dh", sim_cmd_dh},
  {"pm", sim_cmd_pm},
  {"cm", sim_cmd_cm},
  {"pr", sim_cmd_pr},
  {"pc", sim_cmd_pc},
  {"breaks", sim_cmd_breaks},
  {"break", sim_cmd_break},
  {"r", sim_cmd_r},
  {"de", sim_cmd_de},
  {"reset", sim_cmd_reset},
  {"hist", sim_cmd_hist},
  {"stall", sim_cmd_stall},
  {"unstall", sim_cmd_unstall},
  {"stats", sim_cmd_stats},
  {"info", sim_cmd_info},
  {"run", sim_cmd_run},
  {"setdbch", sim_cmd_setdbch},
  {"debug", sim_cmd_debug},
  {"profile", sim_cmd_profile},
  {"mprofile", sim_cmd_mprofile},
  {"cuc", sim_cmd_cuc},
  {"set", sim_cmd_set},
  {NULL, NULL}
};
 
#ifdef HAVE_LIBREADLINE
static void initialize_readline (void);
#endif
 
void
handle_sim_command (void)
{
  char *redirstr;
  int argc;
  char *argv[5];
  char *cur_arg;
  const struct sim_command *cur_cmd;
#ifdef HAVE_LIBREADLINE
  static char *prev_str = NULL;
#else
  char b2[500];
  static char prev_str[500] = { 0 };
#endif
 
  runtime.sim.iprompt_run = 1;
 
  /* Make sure that check_insn_exec is not left hanging in the scheduler (and
   * breaking the sim when the user doesn't want it to break). */
  SCHED_FIND_REMOVE (check_insn_exec, NULL);
  SCHED_FIND_REMOVE (print_insn_exec, NULL);
 
#ifdef HAVE_LIBREADLINE
  initialize_readline ();       /* Bind our completer. */
#endif
 
  for (;;)
    {
#ifdef HAVE_LIBREADLINE
      cur_arg = readline ("(sim) ");
#else
      PRINTF ("(sim) ");
      if (config.debug.gdb_enabled)
        {
          fflush (stdout);
          handle_server_socket (TRUE);  /* block & check_stdin = true */
        }
 
      cur_arg = fgets (b2, sizeof (b2), stdin);
 
      if (!cur_arg)
        sim_done ();
 
      if (!*cur_arg)
        {
          usleep (1000);
          continue;
        }
#endif
 
#ifdef HAVE_LIBREADLINE
      if (!*cur_arg)
        {
          if (prev_str)
            {
              free (cur_arg);
              cur_arg = prev_str;
            }
        }
      else
        {
          prev_str = cur_arg;
          add_history (cur_arg);
        }
#else
      cur_arg = strip_space (cur_arg);
      if (*cur_arg == '\n')
        strcpy (cur_arg, prev_str);
      else
        strcpy (prev_str, cur_arg);
#endif
 
      if ((redirstr = strchr (cur_arg, '>')))
        {
          redirstr = strip_space (++redirstr);
 
          while (!isspace (*redirstr) && *redirstr)
            redirstr++;
          *redirstr = '\0';
 
          redirstr = strchr (cur_arg, '>');
          *redirstr = '\0';
 
          redirstr = strip_space (++redirstr);
          runtime.sim.fout = fopen (redirstr, "w+");
          if (!runtime.sim.fout)
            runtime.sim.fout = stdout;
        }
 
      if (*cur_arg)
        {
          argc = 0;
          while (*cur_arg)
            {
              argv[argc] = cur_arg;
              argc++;
              while (!isspace (*cur_arg) && *cur_arg)
                cur_arg++;
              if (*cur_arg)
                {
                  *cur_arg = '\0';
                  cur_arg = strip_space (cur_arg + 1);
                }
              else
                *cur_arg = '\0';
              if (argc == 5)
                {
                  fprintf (stderr,
                           "Too many arguments given to command `%s'\n",
                           argv[0]);
                  break;
                }
            }
 
          for (cur_cmd = sim_commands; cur_cmd->name; cur_cmd++)
            {
              if (!strcmp (cur_cmd->name, argv[0]))
                {
                  if (cur_cmd->cmd_handle (argc, argv))
                    {
                      runtime.sim.iprompt = 0;
                      runtime.sim.iprompt_run = 0;
                      return;
                    }
                  break;
                }
            }
 
          if (!cur_cmd->name)
            PRINTF ("%s: Unknown command.\n", argv[0]);
        }
 
      if (redirstr)
        {
          redirstr = NULL;
          fclose (runtime.sim.fout);
          runtime.sim.fout = stdout;
        }
 
    }
}
 
#ifdef HAVE_LIBREADLINE
 
int
check_gdb_comm (void)
{
  handle_server_socket (TRUE);  /* block & check_stdin = true */
  return 0;
}
 
char *command_generator ();
char **sim_completion ();
 
/* Tell the GNU readline library how to complete.  We want to try to complete
   on command names if this is the first word in the line, or on filenames
   if not. */
static void
initialize_readline (void)
{
  /* Allow conditional parsing of the ~/.inputrc file. */
  rl_readline_name = "or1ksim";
 
  /* Tell the completer that we want a crack first. */
  rl_attempted_completion_function = sim_completion;
 
  /* Handle the gdb socket while waiting for input */
  rl_event_hook = check_gdb_comm;
}
 
/* Attempt to complete on the contents of TEXT.  START and END bound the
   region of rl_line_buffer that contains the word to complete.  TEXT is
   the word to complete.  We can use the entire contents of rl_line_buffer
   in case we want to do some simple parsing.  Return the array of matches,
   or NULL if there aren't any. */
/* FIXME: Handle arguments to the `set' command */
char **
sim_completion (char *text, int start, int end)
{
  char **matches;
 
  matches = NULL;
 
  /* If this word is at the start of the line, then it is a command
     to complete.  Otherwise it is the name of a file in the current
     directory. */
  if (!start)
    matches = rl_completion_matches (text, command_generator);
 
  return matches;
}
 
/* Generator function for command completion.  STATE lets us know whether
   to start from scratch; without any state (i.e. STATE == 0), then we
   start at the top of the list. */
char *
command_generator (char *text, int state)
{
  static int list_index, len;
  const char *name;
 
  /* If this is a new word to complete, initialize now.  This includes
     saving the length of TEXT for efficiency, and initializing the index
     variable to 0. */
  if (!state)
    {
      list_index = 0;
      len = strlen (text);
    }
 
  /* Return the next name which partially matches from the command list. */
  while ((name = sim_commands[list_index].name))
    {
      list_index++;
 
      if (strncmp (name, text, len) == 0)
        return strdup (name);
    }
 
  /* If no names matched, then return NULL. */
  return NULL;
}
 
/* Repeats the last command.  */
char *
repeat_last_command ()
{
  int offset = where_history ();
  HIST_ENTRY *hist;
 
  if ((hist = history_get (offset)))
    return strdup (hist->line);
  return 0;
}
 
#endif

Line No.	Rev	Author	Line
1	1353	nogj	`/* sim-cmd.c -- Simulator command parsing`
2	1748	jeremybenn
3	1353	nogj	`Copyright (C) 1999 Damjan Lampret, lampret@opencores.org`
4			Copyright (C) 2005 Gy�rgy `nog' Jeney, nog@sdf.lonestar.org
5	1748	jeremybenn	`Copyright (C) 2008 Embecosm Limited`
6	1353	nogj
7	1748	jeremybenn	`Contributor Jeremy Bennett <jeremy.bennett@embecosm.com>`
8	1353	nogj
9	1748	jeremybenn	`This file is part of Or1ksim, the OpenRISC 1000 Architectural Simulator.`
10	1353	nogj
11	1748	jeremybenn	`This program is free software; you can redistribute it and/or modify it`
12			`under the terms of the GNU General Public License as published by the Free`
13			`Software Foundation; either version 3 of the License, or (at your option)`
14			`any later version.`
15	1353	nogj
16	1748	jeremybenn	`This program is distributed in the hope that it will be useful, but WITHOUT`
17			`ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or`
18			`FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for`
19			`more details.`
20	1353	nogj
21	1748	jeremybenn	`You should have received a copy of the GNU General Public License along`
22			`with this program. If not, see <http://www.gnu.org/licenses/>. */`
23	1353	nogj
24	1748	jeremybenn	`/* This program is commented throughout in a fashion suitable for processing`
25			`with Doxygen. */`
26
27
28			`/* Autoconf and/or portability configuration */`
29	1353	nogj	`#include "config.h"`
30
31	1748	jeremybenn	`/* System includes */`
32			`#include <stdlib.h>`
33			`#include <unistd.h>`
34			`#include <stdio.h>`
35
36	1353	nogj	`#ifdef HAVE_LIBREADLINE`
37			`#include <readline/readline.h>`
38			`#include <readline/history.h>`
39			`#endif /* HAVE_LIBREADLINE */`
40
41	1748	jeremybenn	`/* Package includes */`
42			`#include "sim-cmd.h"`
43			`#include "sim-config.h"`
44			`#include "execute.h"`
45	1353	nogj	`#include "labels.h"`
46	1748	jeremybenn	`#include "gdbcomm.h"`
47			`#include "sched.h"`
48			`#include "toplevel-support.h"`
49			`#include "dumpverilog.h"`
50			`#include "profiler.h"`
51	1353	nogj	`#include "mprofiler.h"`
52			`#include "trace.h"`
53	1748	jeremybenn	`#include "debug-unit.h"`
54	1353	nogj	`#include "stats.h"`
55	1748	jeremybenn	`#include "sprs.h"`
56			`#include "dcache-model.h"`
57			`#include "branch-predict.h"`
58			`#include "debug.h"`
59	1353	nogj	`#include "cuc.h"`
60
61
62	1471	nogj	`/* The number of instructions to execute before droping into interactive mode */`
63			`static long long to_insn_num;`
64
65	1748	jeremybenn	`struct sim_stat`
66			`{`
67			`void (stat_func) (void dat);`
68	1363	nogj	`void *dat;`
69			`struct sim_stat *next;`
70			`};`
71
72			`static struct sim_stat *sim_stats = NULL;`
73
74			`/* Registers a status printing callback */`
75	1748	jeremybenn	`void`
76			`reg_sim_stat (void (stat_func) (void dat), void *dat)`
77	1363	nogj	`{`
78	1748	jeremybenn	`struct sim_stat *new = malloc (sizeof (struct sim_stat));`
79	1363	nogj
80	1748	jeremybenn	`if (!new)`
81			`{`
82			`fprintf (stderr, "reg_sim_stat: Out-of-memory\n");`
83			`exit (1);`
84			`}`
85	1363	nogj
86			`new->stat_func = stat_func;`
87			`new->dat = dat;`
88			`new->next = sim_stats;`
89			`sim_stats = new;`
90			`}`
91
92	1471	nogj	`/* Scheduler job that drops us back into interactive mode after the next`
93			`* instruction has executed */`
94	1748	jeremybenn	`void`
95			`reenter_int (void *dat)`
96	1471	nogj	`{`
97	1748	jeremybenn	`if (!runtime.sim.hush)`
98			`dumpreg ();`
99			`handle_sim_command ();`
100	1471	nogj	`}`
101
102	1748	jeremybenn	`static int`
103			`sim_cmd_quit (int argc, char *argv) / quit */`
104	1353	nogj	`{`
105			`PRINTF ("\n");`
106	1748	jeremybenn	`sim_done ();`
107	1353	nogj	`return 0;`
108			`}`
109
110	1748	jeremybenn	`static int`
111			`sim_cmd_help (int argc, char *argv) / help */`
112	1353	nogj	`{`
113	1748	jeremybenn	`PRINTF ("q - quit simulator\n");`
114			`PRINTF ("r - display all registers\n");`
115			`PRINTF ("t - execute next instruction\n");`
116			`PRINTF`
117			`("run <instructions> [<hush>] - execute <instruction> instructions, no reg\n");`
118			`PRINTF (" dump if hush\n");`
119			`PRINTF`
120			`("pr <r> <value> - patch register <r> with <value>\n");`
121			`PRINTF`
122			`("dm <fromaddr> [<toaddr>] - display memory from <fromaddr> to <toaddr>\n");`
123			`PRINTF ("de <fromaddr> [<toaddr>] - debug insn memory\n");`
124			`PRINTF`
125			`("pm <addr> <value> - patch memory location <addr> with <value>\n");`
126			`PRINTF`
127			`("pc <value> - patch PC register with <value>\n");`
128			`PRINTF ("cm <fromaddr> <toaddr> <size> - copy memory\n");`
129			`PRINTF`
130			`("break <addr> - toggle breakpoint at address <addr>\n");`
131			`PRINTF ("breaks - print all set breakpoints\n");`
132			`PRINTF ("reset - simulator reset\n");`
133			`PRINTF ("hist - execution history\n");`
134			`PRINTF`
135			`("stall - stalls the processor and gives control to\n");`
136			`PRINTF (" the debugger\n");`
137			`PRINTF ("unstall - unstalls the processor\n");`
138			`PRINTF`
139			`("stats <num\|clear> - execution statistics num or clear it.\n");`
140			`PRINTF`
141			`("info - configuration info (caches etc.)\n");`
142			`PRINTF`
143			`("dv <fromaddr> [<toaddr>] [<m>] - dumps memory as verilog module <m>\n");`
144			`PRINTF (" (use redirect to capture)\n");`
145			`PRINTF`
146			`("dh <fromaddr> [<toaddr>] - dumps memory as hex code (use redirect)\n");`
147			`PRINTF ("setdbch - toggles debug channels on/off\n");`
148			`PRINTF`
149			`("set <section> <item> = <param> - set configuration. See sim.cfg for more\n");`
150			`PRINTF (" information.\n");`
151			`PRINTF ("debug - toggles simulator debug mode\n");`
152			`PRINTF`
153			`("cuc - enters Custom Unit Compiler command prompt\n");`
154			`PRINTF`
155			`("help - available commands (this list)\n");`
156			`PRINTF`
157			`("<cmd> > <filename> - redirect simulator stdout to <filename>\n");`
158			`PRINTF (" (and not emulated PRINTF)\n\n");`
159			`(void)main_mprofiler (0, NULL, 1);`
160			`PRINTF ("\n");`
161			`(void)main_profiler (0, NULL, 1);`
162	1353	nogj	`return 0;`
163			`}`
164
165	1748	jeremybenn	`static int`
166			`sim_cmd_trace (int argc, char *argv) / trace */`
167	1353	nogj	`{`
168	1471	nogj	`runtime.sim.hush = 0;`
169	1748	jeremybenn	`sched_next_insn (reenter_int, NULL);`
170	1353	nogj	`return 1;`
171			`}`
172
173	1748	jeremybenn	`static int`
174			`sim_cmd_dm (int argc, char *argv) / dump memory */`
175	1353	nogj	`{`
176			`static oraddr_t from = 0, to = 0;`
177
178	1748	jeremybenn	`if (argc >= 2)`
179			`{`
180			`if (argv[1][0] == '_')`
181			`from = eval_label (argv[1]);`
182			`else`
183			`from = strtoul (argv[1], NULL, 0);`
184			`to = from + 0x40;`
185			`}`
186			`if (argc >= 3)`
187			`to = strtoul (argv[2], NULL, 0);`
188			`dump_memory (from, to);`
189			`PRINTF ("\n");`
190	1353	nogj	`return 0;`
191			`}`
192
193	1748	jeremybenn	`static int`
194			`sim_cmd_dv (int argc, char *argv) / dump memory as verilog */`
195	1353	nogj	`{`
196			`static oraddr_t from = 0, to = 0;`
197	1748	jeremybenn
198			`if (argc >= 2)`
199			`{`
200			`if (argv[1][0] == '_')`
201			`from = eval_label (argv[1]);`
202			`else`
203			`from = strtoul (argv[1], NULL, 0);`
204			`to = from + 0x40;`
205			`}`
206			`if (argc >= 3)`
207			`to = strtoul (argv[2], NULL, 0);`
208
209			`if (argc < 4)`
210			`dumpverilog ("or1k_mem", from, to);`
211	1353	nogj	`else`
212	1748	jeremybenn	`dumpverilog (argv[3], from, to);`
213	1353	nogj
214	1748	jeremybenn	`PRINTF ("\n");`
215	1353	nogj	`return 0;`
216			`}`
217
218	1748	jeremybenn	`static int`
219			`sim_cmd_dh (int argc, char *argv) / dump memory as hex */`
220	1353	nogj	`{`
221			`static oraddr_t from = 0, to = 0;`
222
223	1748	jeremybenn	`if (argc >= 2)`
224			`{`
225			`if (argv[1][0] == '_')`
226			`from = eval_label (argv[1]);`
227			`else`
228			`from = strtoul (argv[1], NULL, 0);`
229			`to = from + 0x40;`
230			`}`
231			`if (argc >= 3)`
232			`to = strtoul (argv[2], NULL, 0);`
233	1353	nogj
234	1748	jeremybenn	`dumphex (from, to);`
235			`PRINTF ("\n");`
236	1353	nogj	`return 0;`
237			`}`
238
239	1748	jeremybenn	`static int`
240			`sim_cmd_pm (int argc, char *argv) / patch memory */`
241	1353	nogj	`{`
242			`static oraddr_t addr = 0;`
243			`int breakpoint = 0;`
244
245	1748	jeremybenn	`if (argc != 3)`
246			`{`
247			`PRINTF ("pm <address> <value>\n");`
248			`return 0;`
249			`}`
250	1353	nogj
251	1748	jeremybenn	`if (argc >= 2)`
252			`{`
253			`if (argv[1][0] == '_')`
254			`addr = eval_label (argv[1]);`
255			`else`
256			`addr = strtoul (argv[1], NULL, 0);`
257			`}`
258			`set_mem32 (addr, strtoul (argv[2], NULL, 0), &breakpoint);`
259	1353	nogj	`return 0;`
260			`}`
261
262	1748	jeremybenn	`static int`
263			`sim_cmd_cm (int argc, char *argv) / copy memory 2004-01-20 hpanther */`
264	1353	nogj	`{`
265			`static oraddr_t from = 0, to = 0;`
266			`static unsigned int size = 0;`
267			`int i;`
268
269	1748	jeremybenn	`if (argc >= 2)`
270			`{`
271			`if (argv[1][0] == '_')`
272			`from = eval_label (argv[1]);`
273			`else`
274			`from = strtoul (argv[1], NULL, 0);`
275			`}`
276	1353	nogj
277	1748	jeremybenn	`if (argc >= 3)`
278			`{`
279			`if (argv[2][0] == '_')`
280			`to = eval_label (argv[2]);`
281			`else`
282			`to = strtoul (argv[2], NULL, 0);`
283			`}`
284	1353	nogj
285	1748	jeremybenn	`if (argc >= 4)`
286			`{`
287			`if (argv[3][0] == '_')`
288			`size = eval_label (argv[3]);`
289			`else`
290			`size = strtoul (argv[3], NULL, 0);`
291			`}`
292	1353	nogj
293	1748	jeremybenn	`for (i = 0; i < size; i += 4)`
294			`set_direct32 (to + i, eval_direct32 (from + i, 0, 0), 0, 0);`
295	1353	nogj	`return 0;`
296			`}`
297
298	1748	jeremybenn	`static int`
299			`sim_cmd_pr (int argc, char *argv) / patch regs */`
300	1353	nogj	`{`
301	1748	jeremybenn	`if (argc != 3)`
302			`{`
303			`PRINTF ("pr <register> <value>\n");`
304			`return 0;`
305			`}`
306			`setsim_reg (strtoul (argv[1], NULL, 0), strtoul (argv[2], NULL, 0));`
307	1471	nogj	`#if DYNAMIC_EXECUTION`
308	1748	jeremybenn	`PRINTF`
309			`("WARNING: Patching registers may not work with the dynamic execution model\n");`
310	1471	nogj	`#endif`
311	1353	nogj	`return 0;`
312			`}`
313
314	1748	jeremybenn	`static int`
315			`sim_cmd_pc (int argc, char *argv) / patch PC */`
316	1353	nogj	`{`
317	1471	nogj	`#if DYNAMIC_EXECUTION`
318	1748	jeremybenn	`PRINTF ("Patching the pc in the dynamic execution model doesn't work\n");`
319	1471	nogj	`#else`
320	1748	jeremybenn	`if (argc != 2)`
321			`{`
322			`PRINTF ("pc <value>\n");`
323			`return 0;`
324			`}`
325	1353	nogj
326	1748	jeremybenn	`cpu_state.pc = strtoul (argv[1], NULL, 0);`
327	1432	nogj	`pcnext = cpu_state.pc + 4;`
328	1471	nogj	`#endif`
329	1353	nogj	`return 0;`
330			`}`
331
332	1748	jeremybenn	`static int`
333			`sim_cmd_breaks (int argc, char *argv) / print breakpoints */`
334	1353	nogj	`{`
335	1748	jeremybenn	`print_breakpoints ();`
336	1353	nogj	`return 0;`
337			`}`
338
339	1748	jeremybenn	`static int`
340			`sim_cmd_break (int argc, char *argv) / set/clear breakpoint */`
341	1353	nogj	`{`
342	1479	nogj	`#if DYNAMIC_EXECUTION`
343	1748	jeremybenn	`PRINTF`
344			`("Setting simulator breakpoints is not support with the recompiler\n");`
345	1479	nogj	`return 0;`
346			`#else`
347	1353	nogj	`char *p;`
348			`oraddr_t addr;`
349			`struct label_entry *l;`
350
351	1748	jeremybenn	`if (argc != 2)`
352			`{`
353			`PRINTF ("break <label or address>\n");`
354			`return 0;`
355			`}`
356	1353	nogj
357	1748	jeremybenn	`addr = strtoul (argv[1], &p, 0);`
358			`if (*p)`
359			`{`
360			`l = find_label (argv[1]);`
361			`if (l)`
362			`set_insnbrkpoint (l->addr);`
363			`else`
364			PRINTF ("Label `%s' does not exist\n", argv[1]);
365			`}`
366			`else`
367			`set_insnbrkpoint (addr);`
368	1353	nogj	`return 0;`
369	1479	nogj	`#endif`
370	1353	nogj	`}`
371
372	1748	jeremybenn	`static int`
373			`sim_cmd_r (int argc, char *argv) / dump regs */`
374	1353	nogj	`{`
375	1748	jeremybenn	`dumpreg ();`
376	1353	nogj	`return 0;`
377			`}`
378
379	1748	jeremybenn	`static int`
380			`sim_cmd_de (int argc, char *argv) / disassemble */`
381	1353	nogj	`{`
382			`static oraddr_t from = 0, to = 0;`
383
384	1748	jeremybenn	`if (argc >= 2)`
385			`{`
386			`if (argv[1][0] == '_')`
387			`from = eval_label (argv[1]);`
388			`else`
389			`from = strtoul (argv[1], NULL, 0);`
390			`to = from + 0x40;`
391			`}`
392	1353	nogj
393	1748	jeremybenn	`if (argc >= 3)`
394			`to = strtoul (argv[2], NULL, 0);`
395	1353	nogj
396	1748	jeremybenn	`disassemble_memory (from, to, 1);`
397			`PRINTF ("\n");`
398	1353	nogj	`return 0;`
399			`}`
400
401	1748	jeremybenn	`static int`
402			`sim_cmd_reset (int argc, char *argv) / reset simulator */`
403	1353	nogj	`{`
404	1748	jeremybenn	`sim_reset ();`
405	1353	nogj	`return 0;`
406			`}`
407
408	1748	jeremybenn	`static int`
409			`sim_cmd_hist (int argc, char *argv) / dump history */`
410	1353	nogj	`{`
411			`int i;`
412			`struct hist_exec *cur;`
413	1748	jeremybenn	`if (!config.sim.history)`
414			`{`
415			`PRINTF ("Simulation history disabled.\n");`
416			`return 0;`
417			`}`
418			`for (i = HISTEXEC_LEN, cur = hist_exec_tail->next; i; i--, cur = cur->next)`
419			`disassemble_memory (cur->addr, cur->addr + 4, 1);`
420			`PRINTF ("\n");`
421	1353	nogj	`return 0;`
422			`}`
423
424	1471	nogj	`/* Called when it is suspisous that runtime.sim.instructions has reached`
425			`* to_insn_num */`
426	1748	jeremybenn	`void`
427			`check_insn_exec (void *dat)`
428	1471	nogj	`{`
429	1748	jeremybenn	`if (runtime.cpu.instructions < to_insn_num)`
430			`{`
431			`/* Instruction count has not yet been reached, reschedule */`
432			`long long int delta = to_insn_num - runtime.cpu.instructions;`
433			`SCHED_ADD (check_insn_exec, NULL,`
434			`(delta > INT32_MAX) ? INT32_MAX : delta);`
435			`return;`
436			`}`
437			`handle_sim_command ();`
438	1471	nogj	`}`
439
440	1748	jeremybenn	`void`
441			`print_insn_exec (void *dat)`
442	1471	nogj	`{`
443	1748	jeremybenn	`dumpreg ();`
444			`if (runtime.cpu.instructions < to_insn_num)`
445			`{`
446			`/* Instruction count has not yet been reached, reschedule */`
447			`sched_next_insn (print_insn_exec, NULL);`
448			`return;`
449			`}`
450			`handle_sim_command ();`
451	1471	nogj	`}`
452
453	1748	jeremybenn	`static int`
454			`sim_cmd_run (int argc, char *argv) / run */`
455	1353	nogj	`{`
456	1471	nogj	`runtime.sim.hush = 0;`
457	1748	jeremybenn	`if (argc >= 3)`
458			`{`
459			`if (!strcmp (argv[2], "hush"))`
460			`runtime.sim.hush = 1;`
461			`}`
462	1353	nogj
463	1748	jeremybenn	`if (argc >= 2)`
464			`{`
465			`if ((to_insn_num = strtoll (argv[1], NULL, 0)) != -1)`
466			`{`
467			`if (runtime.sim.hush)`
468			`{`
469			`/* Schedule a job to run in to_insn_num cycles time since an instruction`
470			`* may execute in only 1 cycle. check_insn_exec will check if the right`
471			`* number of instructions have been executed. If not it will`
472			`* reschedule. */`
473			`SCHED_ADD (check_insn_exec, NULL,`
474			`(to_insn_num > INT32_MAX) ? INT32_MAX : to_insn_num);`
475			`}`
476			`else`
477			`{`
478			`/* The user wants to see the execution dumps. Schedule a task to show`
479			`* it to him after each cycle */`
480			`sched_next_insn (print_insn_exec, NULL);`
481			`}`
482			`to_insn_num += runtime.cpu.instructions;`
483			`}`
484			`else`
485			`{`
486			`if (!runtime.sim.hush)`
487			`sched_next_insn (print_insn_exec, NULL);`
488			`}`
489	1471	nogj	`}`
490	1748	jeremybenn	`else`
491	1471	nogj	`/* Run 0 instructions */`
492			`return 0;`
493
494	1353	nogj	`return 1;`
495			`}`
496
497	1748	jeremybenn	`static int`
498			`sim_cmd_stall (int argc, char *argv) / Added by CZ 210801 */`
499	1353	nogj	`{`
500	1479	nogj	`#if DYNAMIC_EXECUTION`

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc1/] [or1ksim/] [sim-cmd.c] - Blame information for rev 1778