OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel-0-3-0-rc3/] [or1ksim/] [cache/] [Makefile.am] - Blame information for rev 1745

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 7 jrydberg
# Makefile -- Makefile for cpu architecture independent simulation
2 1745 jeremybenn
#
3 7 jrydberg
# Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
4 1745 jeremybenn
# Copyright (C) 2008 Embecosm Limited
5 7 jrydberg
#
6 1745 jeremybenn
# Contributor Jeremy Bennett 
7
#
8 7 jrydberg
# This file is part of OpenRISC 1000 Architectural Simulator.
9
#
10 1745 jeremybenn
# This program is free software; you can redistribute it and/or modify it
11
# under the terms of the GNU General Public License as published by the Free
12
# Software Foundation; either version 3 of the License, or (at your option)
13
# any later version.
14 7 jrydberg
#
15 1745 jeremybenn
# This program is distributed in the hope that it will be useful, but WITHOUT
16
# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
17
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
18
# more details.
19 7 jrydberg
#
20 1745 jeremybenn
# You should have received a copy of the GNU General Public License along
21
# with this program.  If not, see .
22 7 jrydberg
 
23
 
24 1745 jeremybenn
noinst_LTLIBRARIES  = libcache.la
25
libcache_la_SOURCES = dcache_model.c \
26
                      icache_model.c \
27
                      dcache_model.h \
28
                      icache_model.h

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.