URL
https://opencores.org/ocsvn/or1k/or1k/trunk
[/] [or1k/] [tags/] [rel_1/] [or1200/] [sim/] [run.sh] - Blame information for rev 896
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
179 |
lampret |
verilog +overwrite +turbo+3 ../rtl/verilog/*.v ../bench/wb_sram.v ../bench/tb_or1200.v ../bench/monitor.v +incdir+../bench +incdir+../rtl/verilog \
|
2 |
|
|
../lib/art_hssp_512x19/art_hssp_512x19.v ../lib/art_hssp_2048x8/art_hssp_2048x8.v ../lib/art_hdsp_2048x32/art_hdsp_2048x32.v \
|
3 |
|
|
../lib/art_hsdp_32x32/art_hsdp_32x32.v ../lib/art_hssp_128x34/art_hssp_128x34.v
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.