URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] [or1200/] [rtl/] [verilog/] [or1200_spram_256x21.v] - Blame information for rev 1783

Go to most recent revision | Details | Compare with Previous | View Log


//////////////////////////////////////////////////////////////////////
////                                                              ////
////  Generic Single-Port Synchronous RAM                         ////
////                                                              ////
////  This file is part of memory library available from          ////
////  http://www.opencores.org/cvsweb.shtml/generic_memories/     ////
////                                                              ////
////  Description                                                 ////
////  This block is a wrapper with common single-port             ////
////  synchronous memory interface for different                  ////
////  types of ASIC and FPGA RAMs. Beside universal memory        ////
////  interface it also provides behavioral model of generic      ////
////  single-port synchronous RAM.                                ////
////  It should be used in all OPENCORES designs that want to be  ////
////  portable accross different target technologies and          ////
////  independent of target memory.                               ////
////                                                              ////
////  Supported ASIC RAMs are:                                    ////
////  - Artisan Single-Port Sync RAM                              ////
////  - Avant! Two-Port Sync RAM (*)                              ////
////  - Virage Single-Port Sync RAM                               ////
////  - Virtual Silicon Single-Port Sync RAM                      ////
////                                                              ////
////  Supported FPGA RAMs are:                                    ////
////  - Xilinx Virtex RAMB4_S16                                   ////
////  - Altera LPM                                                ////
////                                                              ////
////  To Do:                                                      ////
////   - xilinx rams need external tri-state logic                ////
////   - fix avant! two-port ram                                  ////
////   - add additional RAMs                                      ////
////                                                              ////
////  Author(s):                                                  ////
////      - Damjan Lampret, lampret@opencores.org                 ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.3  2003/04/07 01:19:07  lampret
// Added Altera LPM RAMs. Changed generic RAM output when OE inactive.
//
// Revision 1.2  2002/10/17 20:04:40  lampret
// Added BIST scan. Special VS RAMs need to be used to implement BIST.
//
// Revision 1.1  2002/01/03 08:16:15  lampret
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
//
// Revision 1.10  2001/11/27 21:24:04  lampret
// Changed instantiation name of VS RAMs.
//
// Revision 1.9  2001/11/27 19:45:04  lampret
// Fixed VS RAM instantiation - again.
//
// Revision 1.8  2001/11/23 21:42:31  simons
// Program counter divided to PPC and NPC.
//
// Revision 1.6  2001/10/21 17:57:16  lampret
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
//
// Revision 1.5  2001/10/14 13:12:09  lampret
// MP3 version.
//
// Revision 1.1.1.1  2001/10/06 10:18:36  igorm
// no message
//
// Revision 1.1  2001/08/09 13:39:33  lampret
// Major clean-up.
//
// Revision 1.2  2001/07/30 05:38:02  lampret
// Adding empty directories required by HDL coding guidelines
//
//
 
// synopsys translate_off
`include "timescale.v"
// synopsys translate_on
`include "or1200_defines.v"
 
module or1200_spram_256x21(
`ifdef OR1200_BIST
        // RAM BIST
        scanb_rst, scanb_si, scanb_so, scanb_en, scanb_clk,
`endif
        // Generic synchronous single-port RAM interface
        clk, rst, ce, we, oe, addr, di, do
);
 
//
// Default address and data buses width
//
parameter aw = 8;
parameter dw = 21;
 
`ifdef OR1200_BIST
//
// RAM BIST
//
input                   scanb_rst,
                        scanb_si,
                        scanb_en,
                        scanb_clk;
output                  scanb_so;
`endif
 
//
// Generic synchronous single-port RAM interface
//
input                   clk;    // Clock
input                   rst;    // Reset
input                   ce;     // Chip enable input
input                   we;     // Write enable input
input                   oe;     // Output enable input
input   [aw-1:0] addr;   // address bus inputs
input   [dw-1:0] di;     // input data bus
output  [dw-1:0] do;     // output data bus
 
//
// Internal wires and registers
//
wire    [10:0]           unconnected;
 
`ifdef OR1200_VIRTUALSILICON_SSP
`else
`ifdef OR1200_BIST
assign scanb_so = scanb_si;
`endif
`endif
 
`ifdef OR1200_ARTISAN_SSP
 
//
// Instantiation of ASIC memory:
//
// Artisan Synchronous Single-Port RAM (ra1sh)
//
`ifdef UNUSED
art_hssp_256x21 #(dw, 1<<aw, aw) artisan_ssp(
`else
art_hssp_256x21 artisan_ssp(
`endif
        .clk(clk),
        .cen(~ce),
        .wen(~we),
        .a(addr),
        .d(di),
        .oen(~oe),
        .q(do)
);
 
`else
 
`ifdef OR1200_AVANT_ATP
 
//
// Instantiation of ASIC memory:
//
// Avant! Asynchronous Two-Port RAM
//
avant_atp avant_atp(
        .web(~we),
        .reb(),
        .oeb(~oe),
        .rcsb(),
        .wcsb(),
        .ra(addr),
        .wa(addr),
        .di(di),
        .do(do)
);
 
`else
 
`ifdef OR1200_VIRAGE_SSP
 
//
// Instantiation of ASIC memory:
//
// Virage Synchronous 1-port R/W RAM
//
virage_ssp virage_ssp(
        .clk(clk),
        .adr(addr),
        .d(di),
        .we(we),
        .oe(oe),
        .me(ce),
        .q(do)
);
 
`else
 
`ifdef OR1200_VIRTUALSILICON_SSP
 
//
// Instantiation of ASIC memory:
//
// Virtual Silicon Single-Port Synchronous SRAM
//
`ifdef UNUSED
vs_hdsp_256x21 #(1<<aw, aw-1, dw-1) vs_ssp(
`else
`ifdef OR1200_BIST
vs_hdsp_256x21_bist vs_ssp(
`else
vs_hdsp_256x21 vs_ssp(
`endif
`endif
`ifdef OR1200_BIST
        // RAM BIST
        .scanb_rst(scanb_rst),
        .scanb_si(scanb_si),
        .scanb_so(scanb_so),
        .scanb_en(scanb_en),
        .scanb_clk(scanb_clk),
`endif
        .CK(clk),
        .ADR(addr),
        .DI(di),
        .WEN(~we),
        .CEN(~ce),
        .OEN(~oe),
        .DOUT(do)
);
 
`else
 
`ifdef OR1200_XILINX_RAMB4
 
//
// Instantiation of FPGA memory:
//
// Virtex/Spartan2
//
 
//
// Block 0
//
RAMB4_S16 ramb4_s16_0(
        .CLK(clk),
        .RST(rst),
        .ADDR(addr),
        .DI(di[15:0]),
        .EN(ce),
        .WE(we),
        .DO(do[15:0])
);
 
//
// Block 1
//
RAMB4_S16 ramb4_s16_1(
        .CLK(clk),
        .RST(rst),
        .ADDR(addr),
        .DI({11'b00000000000, di[20:16]}),
        .EN(ce),
        .WE(we),
        .DO({unconnected, do[20:16]})
);
 
`else
 
`ifdef OR1200_ALTERA_LPM
 
//
// Instantiation of FPGA memory:
//
// Altera LPM
//
// Added By Jamil Khatib
//
 
wire    wr;
 
assign  wr = ce & we;
 
initial $display("Using Altera LPM.");
 
lpm_ram_dq lpm_ram_dq_component (
        .address(addr),
        .inclock(clk),
        .outclock(clk),
        .data(di),
        .we(wr),
        .q(do)
);
 
defparam lpm_ram_dq_component.lpm_width = dw,
        lpm_ram_dq_component.lpm_widthad = aw,
        lpm_ram_dq_component.lpm_indata = "REGISTERED",
        lpm_ram_dq_component.lpm_address_control = "REGISTERED",
        lpm_ram_dq_component.lpm_outdata = "UNREGISTERED",
        lpm_ram_dq_component.lpm_hint = "USE_EAB=OFF";
        // examplar attribute lpm_ram_dq_component NOOPT TRUE
 
`else
 
//
// Generic single-port synchronous RAM model
//
 
//
// Generic RAM's registers and wires
//
reg     [dw-1:0] mem [(1<<aw)-1:0];       // RAM content
reg     [dw-1:0] do_reg;                 // RAM data output register
 
//
// Data output drivers
//
assign do = (oe) ? do_reg : {dw{1'b0}};
 
//
// RAM read and write
//
always @(posedge clk)
        if (ce && !we)
                do_reg <= #1 mem[addr];
        else if (ce && we)
                mem[addr] <= #1 di;
 
`endif  // !OR1200_ALTERA_LPM
`endif  // !OR1200_XILINX_RAMB4_S16
`endif  // !OR1200_VIRTUALSILICON_SSP
`endif  // !OR1200_VIRAGE_SSP
`endif  // !OR1200_AVANT_ATP
`endif  // !OR1200_ARTISAN_SSP
 
endmodule

Line No.	Rev	Author	Line
1	504	lampret	`//////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// Generic Single-Port Synchronous RAM ////`
4			`//// ////`
5			`//// This file is part of memory library available from ////`
6			`//// http://www.opencores.org/cvsweb.shtml/generic_memories/ ////`
7			`//// ////`
8			`//// Description ////`
9			`//// This block is a wrapper with common single-port ////`
10			`//// synchronous memory interface for different ////`
11			`//// types of ASIC and FPGA RAMs. Beside universal memory ////`
12			`//// interface it also provides behavioral model of generic ////`
13			`//// single-port synchronous RAM. ////`
14			`//// It should be used in all OPENCORES designs that want to be ////`
15			`//// portable accross different target technologies and ////`
16			`//// independent of target memory. ////`
17			`//// ////`
18			`//// Supported ASIC RAMs are: ////`
19			`//// - Artisan Single-Port Sync RAM ////`
20			`//// - Avant! Two-Port Sync RAM (*) ////`
21			`//// - Virage Single-Port Sync RAM ////`
22			`//// - Virtual Silicon Single-Port Sync RAM ////`
23			`//// ////`
24			`//// Supported FPGA RAMs are: ////`
25			`//// - Xilinx Virtex RAMB4_S16 ////`
26	1129	lampret	`//// - Altera LPM ////`
27	504	lampret	`//// ////`
28			`//// To Do: ////`
29			`//// - xilinx rams need external tri-state logic ////`
30			`//// - fix avant! two-port ram ////`
31	1129	lampret	`//// - add additional RAMs ////`
32	504	lampret	`//// ////`
33			`//// Author(s): ////`
34			`//// - Damjan Lampret, lampret@opencores.org ////`
35			`//// ////`
36			`//////////////////////////////////////////////////////////////////////`
37			`//// ////`
38			`//// Copyright (C) 2000 Authors and OPENCORES.ORG ////`
39			`//// ////`
40			`//// This source file may be used and distributed without ////`
41			`//// restriction provided that this copyright statement is not ////`
42			`//// removed from the file and that any derivative work contains ////`
43			`//// the original copyright notice and the associated disclaimer. ////`
44			`//// ////`
45			`//// This source file is free software; you can redistribute it ////`
46			`//// and/or modify it under the terms of the GNU Lesser General ////`
47			`//// Public License as published by the Free Software Foundation; ////`
48			`//// either version 2.1 of the License, or (at your option) any ////`
49			`//// later version. ////`
50			`//// ////`
51			`//// This source is distributed in the hope that it will be ////`
52			`//// useful, but WITHOUT ANY WARRANTY; without even the implied ////`
53			`//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////`
54			`//// PURPOSE. See the GNU Lesser General Public License for more ////`
55			`//// details. ////`
56			`//// ////`
57			`//// You should have received a copy of the GNU Lesser General ////`
58			`//// Public License along with this source; if not, download it ////`
59			`//// from http://www.opencores.org/lgpl.shtml ////`
60			`//// ////`
61			`//////////////////////////////////////////////////////////////////////`
62			`//`
63			`// CVS Revision History`
64			`//`
65			`// $Log: not supported by cvs2svn $`
66	1171	lampret	`// Revision 1.3 2003/04/07 01:19:07 lampret`
67			`// Added Altera LPM RAMs. Changed generic RAM output when OE inactive.`
68			`//`
69	1129	lampret	`// Revision 1.2 2002/10/17 20:04:40 lampret`
70			`// Added BIST scan. Special VS RAMs need to be used to implement BIST.`
71			`//`
72	1063	lampret	`// Revision 1.1 2002/01/03 08:16:15 lampret`
73			`// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.`
74			`//`
75	504	lampret	`// Revision 1.10 2001/11/27 21:24:04 lampret`
76			`// Changed instantiation name of VS RAMs.`
77			`//`
78			`// Revision 1.9 2001/11/27 19:45:04 lampret`
79			`// Fixed VS RAM instantiation - again.`
80			`//`
81			`// Revision 1.8 2001/11/23 21:42:31 simons`
82			`// Program counter divided to PPC and NPC.`
83			`//`
84			`// Revision 1.6 2001/10/21 17:57:16 lampret`
85			`// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.`
86			`//`
87			`// Revision 1.5 2001/10/14 13:12:09 lampret`
88			`// MP3 version.`
89			`//`
90			`// Revision 1.1.1.1 2001/10/06 10:18:36 igorm`
91			`// no message`
92			`//`
93			`// Revision 1.1 2001/08/09 13:39:33 lampret`
94			`// Major clean-up.`
95			`//`
96			`// Revision 1.2 2001/07/30 05:38:02 lampret`
97			`// Adding empty directories required by HDL coding guidelines`
98			`//`
99			`//`
100
101			`// synopsys translate_off`
102			`include "timescale.v"
103			`// synopsys translate_on`
104			`include "or1200_defines.v"
105
106			`module or1200_spram_256x21(`
107	1063	lampret	`ifdef OR1200_BIST
108			`// RAM BIST`
109			`scanb_rst, scanb_si, scanb_so, scanb_en, scanb_clk,`
110			`endif
111	504	lampret	`// Generic synchronous single-port RAM interface`
112			`clk, rst, ce, we, oe, addr, di, do`
113			`);`
114
115			`//`
116			`// Default address and data buses width`
117			`//`
118			`parameter aw = 8;`
119			`parameter dw = 21;`
120
121	1063	lampret	`ifdef OR1200_BIST
122	504	lampret	`//`
123	1063	lampret	`// RAM BIST`
124			`//`
125			`input scanb_rst,`
126			`scanb_si,`
127			`scanb_en,`
128			`scanb_clk;`
129			`output scanb_so;`
130			`endif
131
132			`//`
133	504	lampret	`// Generic synchronous single-port RAM interface`
134			`//`
135			`input clk; // Clock`
136			`input rst; // Reset`
137			`input ce; // Chip enable input`
138			`input we; // Write enable input`
139			`input oe; // Output enable input`
140			`input [aw-1:0] addr; // address bus inputs`
141			`input [dw-1:0] di; // input data bus`
142			`output [dw-1:0] do; // output data bus`
143
144			`//`
145			`// Internal wires and registers`
146			`//`
147			`wire [10:0] unconnected;`
148
149	1063	lampret	`ifdef OR1200_VIRTUALSILICON_SSP
150			`else
151			`ifdef OR1200_BIST
152			`assign scanb_so = scanb_si;`
153			`endif
154			`endif
155
156	504	lampret	`ifdef OR1200_ARTISAN_SSP
157
158			`//`
159			`// Instantiation of ASIC memory:`
160			`//`
161			`// Artisan Synchronous Single-Port RAM (ra1sh)`
162			`//`
163			`ifdef UNUSED
164			`art_hssp_256x21 #(dw, 1<<aw, aw) artisan_ssp(`
165			`else
166			`art_hssp_256x21 artisan_ssp(`
167			`endif
168			`.clk(clk),`
169			`.cen(~ce),`
170			`.wen(~we),`
171			`.a(addr),`
172			`.d(di),`
173			`.oen(~oe),`
174			`.q(do)`
175			`);`
176
177			`else
178
179			`ifdef OR1200_AVANT_ATP
180
181			`//`
182			`// Instantiation of ASIC memory:`
183			`//`
184			`// Avant! Asynchronous Two-Port RAM`
185			`//`
186			`avant_atp avant_atp(`
187			`.web(~we),`
188			`.reb(),`
189			`.oeb(~oe),`
190			`.rcsb(),`
191			`.wcsb(),`
192			`.ra(addr),`
193			`.wa(addr),`
194			`.di(di),`
195			`.do(do)`
196			`);`
197
198			`else
199
200			`ifdef OR1200_VIRAGE_SSP
201
202			`//`
203			`// Instantiation of ASIC memory:`
204			`//`
205			`// Virage Synchronous 1-port R/W RAM`
206			`//`
207			`virage_ssp virage_ssp(`
208			`.clk(clk),`
209			`.adr(addr),`
210			`.d(di),`
211			`.we(we),`
212			`.oe(oe),`
213			`.me(ce),`
214			`.q(do)`
215			`);`
216
217			`else
218
219			`ifdef OR1200_VIRTUALSILICON_SSP
220
221			`//`
222			`// Instantiation of ASIC memory:`
223			`//`
224			`// Virtual Silicon Single-Port Synchronous SRAM`
225			`//`
226			`ifdef UNUSED
227			`vs_hdsp_256x21 #(1<<aw, aw-1, dw-1) vs_ssp(`
228			`else
229	1063	lampret	`ifdef OR1200_BIST
230			`vs_hdsp_256x21_bist vs_ssp(`
231			`else
232	504	lampret	`vs_hdsp_256x21 vs_ssp(`
233			`endif
234	1063	lampret	`endif
235			`ifdef OR1200_BIST
236			`// RAM BIST`
237			`.scanb_rst(scanb_rst),`
238			`.scanb_si(scanb_si),`
239			`.scanb_so(scanb_so),`
240			`.scanb_en(scanb_en),`
241			`.scanb_clk(scanb_clk),`
242			`endif
243	504	lampret	`.CK(clk),`
244			`.ADR(addr),`
245			`.DI(di),`
246			`.WEN(~we),`
247			`.CEN(~ce),`
248			`.OEN(~oe),`
249			`.DOUT(do)`
250			`);`
251
252			`else
253
254			`ifdef OR1200_XILINX_RAMB4
255
256			`//`
257			`// Instantiation of FPGA memory:`
258			`//`
259			`// Virtex/Spartan2`
260			`//`
261
262			`//`
263			`// Block 0`
264			`//`
265			`RAMB4_S16 ramb4_s16_0(`
266			`.CLK(clk),`
267			`.RST(rst),`
268			`.ADDR(addr),`
269			`.DI(di[15:0]),`
270			`.EN(ce),`
271			`.WE(we),`
272			`.DO(do[15:0])`
273			`);`
274
275			`//`
276			`// Block 1`
277			`//`
278			`RAMB4_S16 ramb4_s16_1(`
279			`.CLK(clk),`
280			`.RST(rst),`
281			`.ADDR(addr),`
282			`.DI({11'b00000000000, di[20:16]}),`
283			`.EN(ce),`
284			`.WE(we),`
285			`.DO({unconnected, do[20:16]})`
286			`);`
287
288			`else
289
290	1129	lampret	`ifdef OR1200_ALTERA_LPM
291
292	504	lampret	`//`
293	1129	lampret	`// Instantiation of FPGA memory:`
294			`//`
295			`// Altera LPM`
296			`//`
297			`// Added By Jamil Khatib`
298			`//`
299
300			`wire wr;`
301
302			`assign wr = ce & we;`
303
304			`initial $display("Using Altera LPM.");`
305
306			`lpm_ram_dq lpm_ram_dq_component (`
307			`.address(addr),`
308			`.inclock(clk),`
309			`.outclock(clk),`
310			`.data(di),`
311			`.we(wr),`
312			`.q(do)`
313			`);`
314
315			`defparam lpm_ram_dq_component.lpm_width = dw,`
316			`lpm_ram_dq_component.lpm_widthad = aw,`
317			`lpm_ram_dq_component.lpm_indata = "REGISTERED",`
318			`lpm_ram_dq_component.lpm_address_control = "REGISTERED",`
319			`lpm_ram_dq_component.lpm_outdata = "UNREGISTERED",`
320	1171	lampret	`lpm_ram_dq_component.lpm_hint = "USE_EAB=OFF";`
321	1129	lampret	`// examplar attribute lpm_ram_dq_component NOOPT TRUE`
322
323			`else
324
325			`//`
326	504	lampret	`// Generic single-port synchronous RAM model`
327			`//`
328
329			`//`
330			`// Generic RAM's registers and wires`
331			`//`
332			`reg [dw-1:0] mem [(1<<aw)-1:0]; // RAM content`
333			`reg [dw-1:0] do_reg; // RAM data output register`
334
335			`//`
336			`// Data output drivers`
337			`//`
338	1129	lampret	`assign do = (oe) ? do_reg : {dw{1'b0}};`
339	504	lampret
340			`//`
341			`// RAM read and write`
342			`//`
343			`always @(posedge clk)`
344			`if (ce && !we)`
345			`do_reg <= #1 mem[addr];`
346			`else if (ce && we)`
347			`mem[addr] <= #1 di;`
348
349	1129	lampret	`endif // !OR1200_ALTERA_LPM
350	504	lampret	`endif // !OR1200_XILINX_RAMB4_S16
351			`endif // !OR1200_VIRTUALSILICON_SSP
352			`endif // !OR1200_VIRAGE_SSP
353			`endif // !OR1200_AVANT_ATP
354			`endif // !OR1200_ARTISAN_SSP
355
356			`endmodule`

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_16/] [or1200/] [rtl/] [verilog/] [or1200_spram_256x21.v] - Blame information for rev 1783