URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] [verilog/] [or1200_spram_1024x8.v] - Blame information for rev 1063

Go to most recent revision | Details | Compare with Previous | View Log


//////////////////////////////////////////////////////////////////////
////                                                              ////
////  Generic Single-Port Synchronous RAM                         ////
////                                                              ////
////  This file is part of memory library available from          ////
////  http://www.opencores.org/cvsweb.shtml/generic_memories/     ////
////                                                              ////
////  Description                                                 ////
////  This block is a wrapper with common single-port             ////
////  synchronous memory interface for different                  ////
////  types of ASIC and FPGA RAMs. Beside universal memory        ////
////  interface it also provides behavioral model of generic      ////
////  single-port synchronous RAM.                                ////
////  It should be used in all OPENCORES designs that want to be  ////
////  portable accross different target technologies and          ////
////  independent of target memory.                               ////
////                                                              ////
////  Supported ASIC RAMs are:                                    ////
////  - Artisan Single-Port Sync RAM                              ////
////  - Avant! Two-Port Sync RAM (*)                              ////
////  - Virage Single-Port Sync RAM                               ////
////  - Virtual Silicon Single-Port Sync RAM                      ////
////                                                              ////
////  Supported FPGA RAMs are:                                    ////
////  - Xilinx Virtex RAMB4_S16                                   ////
////                                                              ////
////  To Do:                                                      ////
////   - xilinx rams need external tri-state logic                ////
////   - fix avant! two-port ram                                  ////
////   - add additional RAMs (Altera etc)                         ////
////                                                              ////
////  Author(s):                                                  ////
////      - Damjan Lampret, lampret@opencores.org                 ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
////                                                              ////
//// Copyright (C) 2000 Authors and OPENCORES.ORG                 ////
////                                                              ////
//// This source file may be used and distributed without         ////
//// restriction provided that this copyright statement is not    ////
//// removed from the file and that any derivative work contains  ////
//// the original copyright notice and the associated disclaimer. ////
////                                                              ////
//// This source file is free software; you can redistribute it   ////
//// and/or modify it under the terms of the GNU Lesser General   ////
//// Public License as published by the Free Software Foundation; ////
//// either version 2.1 of the License, or (at your option) any   ////
//// later version.                                               ////
////                                                              ////
//// This source is distributed in the hope that it will be       ////
//// useful, but WITHOUT ANY WARRANTY; without even the implied   ////
//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR      ////
//// PURPOSE.  See the GNU Lesser General Public License for more ////
//// details.                                                     ////
////                                                              ////
//// You should have received a copy of the GNU Lesser General    ////
//// Public License along with this source; if not, download it   ////
//// from http://www.opencores.org/lgpl.shtml                     ////
////                                                              ////
//////////////////////////////////////////////////////////////////////
//
// CVS Revision History
//
// $Log: not supported by cvs2svn $
// Revision 1.1  2002/01/03 08:16:15  lampret
// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.
//
// Revision 1.8  2001/11/02 18:57:14  lampret
// Modified virtual silicon instantiations.
//
// Revision 1.7  2001/10/21 17:57:16  lampret
// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.
//
// Revision 1.6  2001/10/14 13:12:09  lampret
// MP3 version.
//
// Revision 1.1.1.1  2001/10/06 10:18:36  igorm
// no message
//
// Revision 1.1  2001/08/09 13:39:33  lampret
// Major clean-up.
//
// Revision 1.2  2001/07/30 05:38:02  lampret
// Adding empty directories required by HDL coding guidelines
//
//
 
// synopsys translate_off
`include "timescale.v"
// synopsys translate_on
`include "or1200_defines.v"
 
module or1200_spram_1024x8(
`ifdef OR1200_BIST
        // RAM BIST
        scanb_rst, scanb_si, scanb_so, scanb_en, scanb_clk,
`endif
        // Generic synchronous single-port RAM interface
        clk, rst, ce, we, oe, addr, di, do
);
 
//
// Default address and data buses width
//
parameter aw = 10;
parameter dw = 8;
 
`ifdef OR1200_BIST
//
// RAM BIST
//
input                   scanb_rst,
                        scanb_si,
                        scanb_en,
                        scanb_clk;
output                  scanb_so;
`endif
 
//
// Generic synchronous single-port RAM interface
//
input                   clk;    // Clock
input                   rst;    // Reset
input                   ce;     // Chip enable input
input                   we;     // Write enable input
input                   oe;     // Output enable input
input   [aw-1:0] addr;   // address bus inputs
input   [dw-1:0] di;     // input data bus
output  [dw-1:0] do;     // output data bus
 
//
// Internal wires and registers
//
 
`ifdef OR1200_VIRTUALSILICON_SSP
`else
`ifdef OR1200_BIST
assign scanb_so = scanb_si;
`endif
`endif
 
`ifdef OR1200_ARTISAN_SSP
 
//
// Instantiation of ASIC memory:
//
// Artisan Synchronous Single-Port RAM (ra1sh)
//
`ifdef UNUSED
art_hssp_1024x8 #(dw, 1<<aw, aw) artisan_ssp(
`else
art_hssp_1024x8 artisan_ssp(
`endif
        .clk(clk),
        .cen(~ce),
        .wen(~we),
        .a(addr),
        .d(di),
        .oen(~oe),
        .q(do)
);
 
`else
 
`ifdef OR1200_AVANT_ATP
 
//
// Instantiation of ASIC memory:
//
// Avant! Asynchronous Two-Port RAM
//
avant_atp avant_atp(
        .web(~we),
        .reb(),
        .oeb(~oe),
        .rcsb(),
        .wcsb(),
        .ra(addr),
        .wa(addr),
        .di(di),
        .do(do)
);
 
`else
 
`ifdef OR1200_VIRAGE_SSP
 
//
// Instantiation of ASIC memory:
//
// Virage Synchronous 1-port R/W RAM
//
virage_ssp virage_ssp(
        .clk(clk),
        .adr(addr),
        .d(di),
        .we(we),
        .oe(oe),
        .me(ce),
        .q(do)
);
 
`else
 
`ifdef OR1200_VIRTUALSILICON_SSP
 
//
// Instantiation of ASIC memory:
//
// Virtual Silicon Single-Port Synchronous SRAM
//
`ifdef UNUSED
vs_hdsp_1024x8 #(1<<aw, aw-1, dw-1) vs_ssp(
`else
`ifdef OR1200_BIST
vs_hdsp_1024x8_bist vs_ssp(
`else
vs_hdsp_1024x8 vs_ssp(
`endif
`endif
`ifdef OR1200_BIST
        // RAM BIST
        .scanb_rst(scanb_rst),
        .scanb_si(scanb_si),
        .scanb_so(scanb_so),
        .scanb_en(scanb_en),
        .scanb_clk(scanb_clk),
`endif
        .CK(clk),
        .ADR(addr),
        .DI(di),
        .WEN(~we),
        .CEN(~ce),
        .OEN(~oe),
        .DOUT(do)
);
 
`else
 
`ifdef OR1200_XILINX_RAMB4
 
//
// Instantiation of FPGA memory:
//
// Virtex/Spartan2
//
 
//
// Block 0
//
RAMB4_S4 ramb4_s4_0(
        .CLK(clk),
        .RST(rst),
        .ADDR(addr),
        .DI(di[3:0]),
        .EN(ce),
        .WE(we),
        .DO(do[3:0])
);
 
//
// Block 1
//
RAMB4_S4 ramb4_s4_1(
        .CLK(clk),
        .RST(rst),
        .ADDR(addr),
        .DI(di[7:4]),
        .EN(ce),
        .WE(we),
        .DO(do[7:4])
);
 
`else
 
//
// Generic single-port synchronous RAM model
//
 
//
// Generic RAM's registers and wires
//
reg     [dw-1:0] mem [(1<<aw)-1:0];       // RAM content
reg     [dw-1:0] do_reg;                 // RAM data output register
 
//
// Data output drivers
//
assign do = (oe) ? do_reg : {dw{1'bz}};
 
//
// RAM read and write
//
always @(posedge clk)
        if (ce && !we)
                do_reg <= #1 mem[addr];
        else if (ce && we)
                mem[addr] <= #1 di;
 
`endif  // !OR1200_XILINX_RAMB4_S16
`endif  // !OR1200_VIRTUALSILICON_SSP
`endif  // !OR1200_VIRAGE_SSP
`endif  // !OR1200_AVANT_ATP
`endif  // !OR1200_ARTISAN_SSP
 
endmodule

Line No.	Rev	Author	Line
1	504	lampret	`//////////////////////////////////////////////////////////////////////`
2			`//// ////`
3			`//// Generic Single-Port Synchronous RAM ////`
4			`//// ////`
5			`//// This file is part of memory library available from ////`
6			`//// http://www.opencores.org/cvsweb.shtml/generic_memories/ ////`
7			`//// ////`
8			`//// Description ////`
9			`//// This block is a wrapper with common single-port ////`
10			`//// synchronous memory interface for different ////`
11			`//// types of ASIC and FPGA RAMs. Beside universal memory ////`
12			`//// interface it also provides behavioral model of generic ////`
13			`//// single-port synchronous RAM. ////`
14			`//// It should be used in all OPENCORES designs that want to be ////`
15			`//// portable accross different target technologies and ////`
16			`//// independent of target memory. ////`
17			`//// ////`
18			`//// Supported ASIC RAMs are: ////`
19			`//// - Artisan Single-Port Sync RAM ////`
20			`//// - Avant! Two-Port Sync RAM (*) ////`
21			`//// - Virage Single-Port Sync RAM ////`
22			`//// - Virtual Silicon Single-Port Sync RAM ////`
23			`//// ////`
24			`//// Supported FPGA RAMs are: ////`
25			`//// - Xilinx Virtex RAMB4_S16 ////`
26			`//// ////`
27			`//// To Do: ////`
28			`//// - xilinx rams need external tri-state logic ////`
29			`//// - fix avant! two-port ram ////`
30			`//// - add additional RAMs (Altera etc) ////`
31			`//// ////`
32			`//// Author(s): ////`
33			`//// - Damjan Lampret, lampret@opencores.org ////`
34			`//// ////`
35			`//////////////////////////////////////////////////////////////////////`
36			`//// ////`
37			`//// Copyright (C) 2000 Authors and OPENCORES.ORG ////`
38			`//// ////`
39			`//// This source file may be used and distributed without ////`
40			`//// restriction provided that this copyright statement is not ////`
41			`//// removed from the file and that any derivative work contains ////`
42			`//// the original copyright notice and the associated disclaimer. ////`
43			`//// ////`
44			`//// This source file is free software; you can redistribute it ////`
45			`//// and/or modify it under the terms of the GNU Lesser General ////`
46			`//// Public License as published by the Free Software Foundation; ////`
47			`//// either version 2.1 of the License, or (at your option) any ////`
48			`//// later version. ////`
49			`//// ////`
50			`//// This source is distributed in the hope that it will be ////`
51			`//// useful, but WITHOUT ANY WARRANTY; without even the implied ////`
52			`//// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR ////`
53			`//// PURPOSE. See the GNU Lesser General Public License for more ////`
54			`//// details. ////`
55			`//// ////`
56			`//// You should have received a copy of the GNU Lesser General ////`
57			`//// Public License along with this source; if not, download it ////`
58			`//// from http://www.opencores.org/lgpl.shtml ////`
59			`//// ////`
60			`//////////////////////////////////////////////////////////////////////`
61			`//`
62			`// CVS Revision History`
63			`//`
64			`// $Log: not supported by cvs2svn $`
65	1063	lampret	`// Revision 1.1 2002/01/03 08:16:15 lampret`
66			`// New prefixes for RTL files, prefixed module names. Updated cache controllers and MMUs.`
67			`//`
68	504	lampret	`// Revision 1.8 2001/11/02 18:57:14 lampret`
69			`// Modified virtual silicon instantiations.`
70			`//`
71			`// Revision 1.7 2001/10/21 17:57:16 lampret`
72			`// Removed params from generic_XX.v. Added translate_off/on in sprs.v and id.v. Removed spr_addr from dc.v and ic.v. Fixed CR+LF.`
73			`//`
74			`// Revision 1.6 2001/10/14 13:12:09 lampret`
75			`// MP3 version.`
76			`//`
77			`// Revision 1.1.1.1 2001/10/06 10:18:36 igorm`
78			`// no message`
79			`//`
80			`// Revision 1.1 2001/08/09 13:39:33 lampret`
81			`// Major clean-up.`
82			`//`
83			`// Revision 1.2 2001/07/30 05:38:02 lampret`
84			`// Adding empty directories required by HDL coding guidelines`
85			`//`
86			`//`
87
88			`// synopsys translate_off`
89			`include "timescale.v"
90			`// synopsys translate_on`
91			`include "or1200_defines.v"
92
93			`module or1200_spram_1024x8(`
94	1063	lampret	`ifdef OR1200_BIST
95			`// RAM BIST`
96			`scanb_rst, scanb_si, scanb_so, scanb_en, scanb_clk,`
97			`endif
98	504	lampret	`// Generic synchronous single-port RAM interface`
99			`clk, rst, ce, we, oe, addr, di, do`
100			`);`
101
102			`//`
103			`// Default address and data buses width`
104			`//`
105			`parameter aw = 10;`
106			`parameter dw = 8;`
107
108	1063	lampret	`ifdef OR1200_BIST
109	504	lampret	`//`
110	1063	lampret	`// RAM BIST`
111			`//`
112			`input scanb_rst,`
113			`scanb_si,`
114			`scanb_en,`
115			`scanb_clk;`
116			`output scanb_so;`
117			`endif
118
119			`//`
120	504	lampret	`// Generic synchronous single-port RAM interface`
121			`//`
122			`input clk; // Clock`
123			`input rst; // Reset`
124			`input ce; // Chip enable input`
125			`input we; // Write enable input`
126			`input oe; // Output enable input`
127			`input [aw-1:0] addr; // address bus inputs`
128			`input [dw-1:0] di; // input data bus`
129			`output [dw-1:0] do; // output data bus`
130
131			`//`
132			`// Internal wires and registers`
133			`//`
134
135	1063	lampret	`ifdef OR1200_VIRTUALSILICON_SSP
136			`else
137			`ifdef OR1200_BIST
138			`assign scanb_so = scanb_si;`
139			`endif
140			`endif
141	504	lampret
142			`ifdef OR1200_ARTISAN_SSP
143
144			`//`
145			`// Instantiation of ASIC memory:`
146			`//`
147			`// Artisan Synchronous Single-Port RAM (ra1sh)`
148			`//`
149			`ifdef UNUSED
150			`art_hssp_1024x8 #(dw, 1<<aw, aw) artisan_ssp(`
151			`else
152			`art_hssp_1024x8 artisan_ssp(`
153			`endif
154			`.clk(clk),`
155			`.cen(~ce),`
156			`.wen(~we),`
157			`.a(addr),`
158			`.d(di),`
159			`.oen(~oe),`
160			`.q(do)`
161			`);`
162
163			`else
164
165			`ifdef OR1200_AVANT_ATP
166
167			`//`
168			`// Instantiation of ASIC memory:`
169			`//`
170			`// Avant! Asynchronous Two-Port RAM`
171			`//`
172			`avant_atp avant_atp(`
173			`.web(~we),`
174			`.reb(),`
175			`.oeb(~oe),`
176			`.rcsb(),`
177			`.wcsb(),`
178			`.ra(addr),`
179			`.wa(addr),`
180			`.di(di),`
181			`.do(do)`
182			`);`
183
184			`else
185
186			`ifdef OR1200_VIRAGE_SSP
187
188			`//`
189			`// Instantiation of ASIC memory:`
190			`//`
191			`// Virage Synchronous 1-port R/W RAM`
192			`//`
193			`virage_ssp virage_ssp(`
194			`.clk(clk),`
195			`.adr(addr),`
196			`.d(di),`
197			`.we(we),`
198			`.oe(oe),`
199			`.me(ce),`
200			`.q(do)`
201			`);`
202
203			`else
204
205			`ifdef OR1200_VIRTUALSILICON_SSP
206
207			`//`
208			`// Instantiation of ASIC memory:`
209			`//`
210			`// Virtual Silicon Single-Port Synchronous SRAM`
211			`//`
212			`ifdef UNUSED
213			`vs_hdsp_1024x8 #(1<<aw, aw-1, dw-1) vs_ssp(`
214			`else
215	1063	lampret	`ifdef OR1200_BIST
216			`vs_hdsp_1024x8_bist vs_ssp(`
217			`else
218	504	lampret	`vs_hdsp_1024x8 vs_ssp(`
219			`endif
220	1063	lampret	`endif
221			`ifdef OR1200_BIST
222			`// RAM BIST`
223			`.scanb_rst(scanb_rst),`
224			`.scanb_si(scanb_si),`
225			`.scanb_so(scanb_so),`
226			`.scanb_en(scanb_en),`
227			`.scanb_clk(scanb_clk),`
228			`endif
229	504	lampret	`.CK(clk),`
230			`.ADR(addr),`
231			`.DI(di),`
232			`.WEN(~we),`
233			`.CEN(~ce),`
234			`.OEN(~oe),`
235			`.DOUT(do)`
236			`);`
237
238			`else
239
240			`ifdef OR1200_XILINX_RAMB4
241
242			`//`
243			`// Instantiation of FPGA memory:`
244			`//`
245			`// Virtex/Spartan2`
246			`//`
247
248			`//`
249			`// Block 0`
250			`//`
251			`RAMB4_S4 ramb4_s4_0(`
252			`.CLK(clk),`
253			`.RST(rst),`
254			`.ADDR(addr),`
255			`.DI(di[3:0]),`
256			`.EN(ce),`
257			`.WE(we),`
258			`.DO(do[3:0])`
259			`);`
260
261			`//`
262			`// Block 1`
263			`//`
264			`RAMB4_S4 ramb4_s4_1(`
265			`.CLK(clk),`
266			`.RST(rst),`
267			`.ADDR(addr),`
268			`.DI(di[7:4]),`
269			`.EN(ce),`
270			`.WE(we),`
271			`.DO(do[7:4])`
272			`);`
273
274			`else
275
276			`//`
277			`// Generic single-port synchronous RAM model`
278			`//`
279
280			`//`
281			`// Generic RAM's registers and wires`
282			`//`
283			`reg [dw-1:0] mem [(1<<aw)-1:0]; // RAM content`
284			`reg [dw-1:0] do_reg; // RAM data output register`
285
286			`//`
287			`// Data output drivers`
288			`//`
289			`assign do = (oe) ? do_reg : {dw{1'bz}};`
290
291			`//`
292			`// RAM read and write`
293			`//`
294			`always @(posedge clk)`
295			`if (ce && !we)`
296			`do_reg <= #1 mem[addr];`
297			`else if (ce && we)`
298			`mem[addr] <= #1 di;`
299
300			`endif // !OR1200_XILINX_RAMB4_S16
301			`endif // !OR1200_VIRTUALSILICON_SSP
302			`endif // !OR1200_VIRAGE_SSP
303			`endif // !OR1200_AVANT_ATP
304			`endif // !OR1200_ARTISAN_SSP
305
306			`endmodule`

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_26/] [or1200/] [rtl/] [verilog/] [or1200_spram_1024x8.v] - Blame information for rev 1063