OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [rel_4/] [or1200/] [syn/] [scr/] [read_design.inc] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 159 lampret
/* Set search path for verilog include files */
2
search_path = search_path + { RTL_PATH } + { GATE_PATH }
3
 
4
/* Read verilog files of the Data cache / DMMU */
5
if (TOPLEVEL == "dc") {
6
        read -f verilog dc_fsm.v
7
        read -f verilog reg2mem.v
8
        read -f verilog mem2reg.v
9
        read -f verilog dc_ram.v
10
        read -f verilog dc_tag.v
11
        read -f verilog dtlb.v
12
        read -f verilog dc.v
13
}
14
 
15
/* Read verilog files for the multiplier */
16
if (TOPLEVEL == "multp2_32x32") {
17
        read -f verilog multp2_32x32.v
18
}
19
 
20
/* Read verilog files of the CPU */
21
if (TOPLEVEL == "cpu") {
22
        read -f verilog alu.v
23
        read -f verilog except.v
24
        read -f verilog frz_logic.v
25
        read -f verilog id.v
26
        read -f verilog ifetch.v
27
        read -f verilog lsu.v
28
        read -f db incremental_multp2_32x32.db
29
        read -f verilog operandmuxes.v
30
        read -f verilog rf.v
31
        read -f verilog sprs.v
32
        read -f verilog traceport.v
33
        read -f verilog wbmux.v
34
        read -f verilog cpu.v
35
}
36
 
37
/* Read verilog files of the Instructino cache / IMMU */
38
if (TOPLEVEL == "ic") {
39
        read -f verilog ic_fsm.v
40
        read -f verilog ic_ram.v
41
        read -f verilog ic_tag.v
42
        read -f verilog itlb.v
43
        read -f verilog ic.v
44
}
45
 
46
/* Top level OR1200 + various smaller OR1200 units */
47
if (TOPLEVEL == "or1200") {
48
        read -f verilog pic.v
49
        read -f verilog pm.v
50
        read -f verilog tt.v
51
        read -f verilog wb_biu.v
52
        read -f db incremental_dc.db
53
        read -f db incremental_cpu.db
54
        read -f db incremental_ic.db
55
        read -f verilog or1200.v
56
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.