Subversion Repositories or1k

// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/FDCPE.v,v 1.1.1.1 2001-11-04 18:59:47 lampret Exp $

/*

FUNCTION        : D-FLIP-FLOP with async clear, async preset and clock enable

*/

`timescale  100 ps / 10 ps

`celldefine

module FDCPE (Q, C, CE, CLR, D, PRE);

    parameter cds_action = "ignore";

    parameter INIT = 1'b0;

    output Q;

    reg    q_out;

    input  C, CE, CLR, D, PRE;

    tri0 GSR = glbl.GSR;

    buf B1 (Q, q_out);

        always @(GSR or CLR or PRE)

            if (GSR)

                assign q_out = INIT;

            else if (CLR)

                assign q_out = 0;

            else if (PRE)

                assign q_out = 1;

            else

                deassign q_out;

        always @(posedge C)

            if (CE)

                q_out <= D;

    specify

        (posedge CLR => (Q +: 1'b0)) = (1, 1);

        if (!CLR)

            (posedge PRE => (Q +: 1'b1)) = (1, 1);

        if (!CLR && !PRE && CE)

            (posedge C => (Q +: D)) = (1, 1);

    endspecify

endmodule

`endcelldefine