OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable/] [mp3/] [lib/] [xilinx/] [unisims/] [MUXF8_D.v] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 266 lampret
// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/MUXF8_D.v,v 1.1.1.1 2001-11-04 18:59:49 lampret Exp $
2
 
3
/*
4
 
5
FUNCTION        : 2 to 1 Multiplexer for Carry Logic
6
 
7
*/
8
 
9
`timescale  100 ps / 10 ps
10
 
11
`celldefine
12
 
13
module MUXF8_D (O, LO, I0, I1, S);
14
 
15
    parameter cds_action = "ignore";
16
 
17
    output O, LO;
18
    reg    o_out, lo_out;
19
 
20
    input  I0, I1, S;
21
 
22
    buf B1 (O, o_out);
23
    buf B2 (LO, lo_out);
24
 
25
        always @(I0 or I1 or S) begin
26
            if (S)
27
                o_out <= I1;
28
            else
29
                o_out <= I0;
30
        end
31
 
32
        always @(I0 or I1 or S) begin
33
            if (S)
34
                lo_out <= I1;
35
            else
36
                lo_out <= I0;
37
        end
38
 
39
    specify
40
        (I0 => O) = (1, 1);
41
        (I1 => O) = (1, 1);
42
        (S  => O) = (1, 1);
43
        (I0 => LO) = (1, 1);
44
        (I1 => LO) = (1, 1);
45
        (S  => LO) = (1, 1);
46
    endspecify
47
 
48
endmodule
49
 
50
`endcelldefine

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.