Subversion Repositories or1k

// $Header: /home/marcus/revision_ctrl_test/oc_cvs/cvs/or1k/mp3/lib/xilinx/unisims/SRLC16_1.v,v 1.1.1.1 2001-11-04 19:00:00 lampret Exp $

/*

FUNCTION        : 16 bit Shift Register LUT with Carry Negative_edge Clock and Clock Enable

*/

`timescale  100 ps / 10 ps

`celldefine

module SRLC16_1 (Q, Q15, A0, A1, A2, A3, CLK, D);

    parameter cds_action = "ignore";

    parameter INIT = 16'h0000;

    output Q, Q15;

    input  A0, A1, A2, A3, CLK, D;

    reg  [5:0]  count;

    reg  [15:0] data;

    wire [3:0]  addr;

    wire        clk_;

    wire        q_int;

    buf b_a3 (addr[3], A3);

    buf b_a2 (addr[2], A2);

    buf b_a1 (addr[1], A1);

    buf b_a0 (addr[0], A0);

    buf b_q_int (q_int, data[addr]);

    buf b_q (Q, q_int);

    buf b_q15_int (q15_int, data[15]);

    buf b_q15 (Q15, q15_int);

    not i_c (clk_, CLK);

    initial begin

        while (CLK === 1'bx)

            #2;

        for (count = 0; count < 16; count = count + 1)

            data[count] <= INIT[count];

    end

    always @(posedge clk_) begin

        {data[15:0]} <= {data[14:0], D};

    end

    specify

        (CLK => Q) = (1, 1);

        (CLK => Q15) = (1, 1);

    endspecify

endmodule

`endcelldefine