URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] [sim-config.h] - Blame information for rev 1537

Go to most recent revision | Details | Compare with Previous | View Log


/* sim-config.h -- Simulator configuration header file
   Copyright (C) 1999 Damjan Lampret, lampret@opencores.org
 
   This file is part of OpenRISC 1000 Architectural Simulator.
 
   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 2 of the License, or
   (at your option) any later version.
 
   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.
 
   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
 
#ifndef _CONFIG_H_
#define _CONFIG_H_
 
#include <stdio.h>
 
/* Simulator configuration macros. Eventually this one will be a lot bigger. */
 
#define MAX_SBUF_LEN     256          /* Max. length of store buffer */
 
#define EXE_LOG_HARDWARE 0            /* Print out RTL states */
#define EXE_LOG_SIMPLE   1            /* Executed log prints out dissasembly */
#define EXE_LOG_SOFTWARE 2            /* Simple with some register output*/
 
#define STR_SIZE        (256)
 
struct config {
  struct {
    int enabled;                      /* Is tick timer enabled?  */
  } tick;
 
  struct {
    int enabled;                      /* Whether IMMU is enabled */
    int nways;                        /* Number of ITLB ways */
    int nsets;                        /* Number of ITLB sets */
    int pagesize;                     /* ITLB page size */
    int entrysize;                    /* ITLB entry size */
    int ustates;                      /* number of ITLB usage states */
    int missdelay;                    /* How much cycles does the miss cost */
    int hitdelay;                     /* How much cycles does the hit cost */
  } immu;
 
  struct {
    int enabled;                      /* Whether DMMU is enabled */
    int nways;                        /* Number of DTLB ways */
    int nsets;                        /* Number of DTLB sets */
    int pagesize;                     /* DTLB page size */
    int entrysize;                    /* DTLB entry size */
    int ustates;                      /* number of DTLB usage states */
    int missdelay;                    /* How much cycles does the miss cost */
    int hitdelay;                     /* How much cycles does the hit cost */
  } dmmu;
 
  struct {
    int enabled;                      /* Whether instruction cache is enabled */
    int nways;                        /* Number of IC ways */
    int nsets;                        /* Number of IC sets */
    int blocksize;                    /* IC entry size */
    int ustates;                      /* number of IC usage states */
    int missdelay;                    /* How much cycles does the miss cost */
    int hitdelay;                     /* How much cycles does the hit cost */
  } ic;
 
  struct {
    int enabled;                      /* Whether data cache is enabled */
    int nways;                        /* Number of DC ways */
    int nsets;                        /* Number of DC sets */
    int blocksize;                    /* DC entry size */
    int ustates;                      /* number of DC usage states */
    int store_missdelay;              /* How much cycles does the store miss cost */
    int store_hitdelay;               /* How much cycles does the store hit cost */
    int load_missdelay;               /* How much cycles does the load miss cost */
    int load_hitdelay;                /* How much cycles does the load hit cost */
  } dc;
 
  struct {
    int enabled;                      /* branch prediction buffer analysis */
    int sbp_bnf_fwd;                  /* Static branch prediction for l.bnf uses forward prediction */
    int sbp_bf_fwd;                   /* Static branch prediction for l.bf uses forward prediction */
    int btic;                         /* branch prediction target insn cache analysis */
    int missdelay;                    /* How much cycles does the miss cost */
    int hitdelay;                     /* How much cycles does the hit cost */
#if 0                                 
    int nways;                        /* Number of BP ways */
    int nsets;                        /* Number of BP sets */
    int blocksize;                    /* BP entry size */
    int ustates;                      /* number of BP usage states */
    int pstates;                      /* number of BP predict states */
#endif                                
  } bpb;
 
  struct {
    unsigned long upr;                /* Unit present register */
    unsigned long ver, rev;           /* Version register */
    int sr;                           /* Supervision register */
    int superscalar;                  /* superscalara analysis */
    int hazards;                      /* dependency hazards analysis */
    int dependstats;                  /* dependency statistics */
    int sbuf_len;                     /* length of store buffer, zero if disabled */
  } cpu;
 
  struct {
    int debug;                        /* Simulator debugging */
    int verbose;                      /* Force verbose output */
 
    int profile;                      /* Is profiler running */
    char prof_fn[STR_SIZE];           /* Profiler filename */
 
    int mprofile;                     /* Is memory profiler running */
    char mprof_fn[STR_SIZE];          /* Memory profiler filename */
 
    int history;                      /* instruction stream history analysis */
    int exe_log;                      /* Print out RTL states? */
    int exe_log_type;                 /* Type of log */
    int exe_log_start;                /* First instruction to log */
    int exe_log_end;                  /* Last instruction to log, -1 if continuous */
    int exe_log_marker;               /* If nonzero, place markers before each exe_log_marker instructions */
    char exe_log_fn[STR_SIZE];        /* RTL state comparison filename */
    char fstdout[STR_SIZE];           /* stdout filename */
    long clkcycle_ps;                 /* Clock duration in ps */
    long system_kfreq;                /* System frequency in kHz*/
  } sim;
 
  struct {
    int enabled;                      /* Whether is debug module enabled */
    int gdb_enabled;                  /* Whether is debugging with gdb possible */
    int server_port;                  /* A user specified port number for services */
    unsigned long vapi_id;            /* "Fake" vapi device id for JTAG proxy */
  } debug;
 
  struct {                            /* Verification API, part of Advanced Core Verification */
    int enabled;                      /* Whether is VAPI module enabled */
    int server_port;                  /* A user specified port number for services */
    int log_enabled;                  /* Whether to log the vapi requests */
    int hide_device_id;               /* Whether to log device ID for each request */
    char vapi_fn[STR_SIZE];           /* vapi log filename */
  } vapi;
 
  struct {
    int enabled;                      /* Whether power menagement is operational */
  } pm;
 
  struct {
    char timings_fn[STR_SIZE];        /* Filename of the timing table */
    int memory_order;                 /* Memory access stricness */
    int calling_convention;           /* Whether functions follow standard calling convention */
    int enable_bursts;                /* Whether burst are enabled */
    int no_multicycle;                /* When enabled no multicycle paths are generated */
  } cuc;
};
 
struct runtime {
  struct {
    FILE *fprof;                      /* Profiler file */
    FILE *fmprof;                     /* Memory profiler file */
    FILE *fexe_log;                   /* RTL state comparison file */
    FILE *fout;                       /* file for standard output */
    int init;                         /* Whether we are still initilizing sim */
    int script_file_specified;        /* Whether script file was already loaded */
    char *filename;                   /* Original Command Simulator file (CZ) */
    char script_fn[STR_SIZE];         /* Script file read */
    int iprompt;                      /* Interactive prompt */
    long long cycles;                 /* Cycles counts fetch stages */
 
    int mem_cycles;                   /* Each cycle has counter of mem_cycles;
                                         this value is joined with cycles
                                         at the end of the cycle; no sim
                                         originated memory accesses should be
                                         performed inbetween. */
    int loadcycles;                   /* Load and store stalls */
    int storecycles;
 
    long long reset_cycles;
 
    int hush;                         /* Is simulator to do reg dumps */
  } sim;
 
  /* Command line parameters */
  struct {
    int profile;                      /* Whether profiling was enabled */
    int mprofile;                     /* Whether memory profiling was enabled */
  } simcmd;
 
  struct {
    long long instructions;           /* Instructions executed */
    long long reset_instructions;
 
    int stalled;
    int hazardwait;                   /* how many cycles were wasted because of hazards */
    int supercycles;                  /* Superscalar cycles */
  } cpu;
 
  struct {                            /* Verification API, part of Advanced Core Verification */
    int enabled;                      /* Whether is VAPI module enabled */
    FILE *vapi_file;                  /* vapi file */
    int server_port;                  /* A user specified port number for services */
  } vapi;
 
/* CUC configuration parameters */
  struct {
    int mdelay[4];                  /* average memory delays in cycles
                                     {read single, read burst, write single, write burst} */
    double cycle_duration;          /* in ns */
  } cuc;
};
 
extern struct config config;
 
#define PRINTF(x...) fprintf (runtime.sim.fout, x)
 
extern struct runtime runtime;
 
/* Read environment from a script file. Does not fail - assumes defaukt configuration instead. */
void read_script_file (char *filename);
 
/* Executes set sim command.  Returns nonzero if error.  */
void set_config_command (int argc, char **argv);
 
/* Outputs C structure of current config to file */
void output_cfg (FILE *f);
 
void init_defconfig();
 
int parse_args(int argc, char *argv[]);
 
void print_config();
 
void sim_done(void);
 
/* Periodically checks runtime.sim.iprompt to see if ctrl_c has been pressed */
void check_int(void *dat);
 
/* Number of cycles between checks to runtime.sim.iprompt */
#define CHECK_INT_TIME 100000
 
/* Resets all subunits */
void sim_reset(void);
 
/* Handle the sim commandline */
void handle_sim_command(void);
 
/* Registers a new reset hook, called when sim_reset below is called */
void reg_sim_reset(void (*reset_hook)(void *), void *dat);
 
/* Registers a status printing callback */
void reg_sim_stat(void (*stat_func)(void *dat), void *dat);
 
union param_val {
  char *str_val;
  int int_val;
  oraddr_t addr_val;
};
 
enum param_t {
  paramt_none = 0, /* No parameter */
  paramt_str, /* String parameter enclosed in double quotes (") */
  paramt_word, /* String parameter NOT enclosed in double quotes */
  paramt_int, /* Integer parameter */
  paramt_addr /* Address parameter */
};
 
struct config_section {
  char *name;
  void *(*sec_start)(void);
  void (*sec_end)(void *);
  void *dat;
  struct config_param *params;
  struct config_section *next;
};
 
/* Register a parameter in a section of the config file */
void reg_config_param(struct config_section *sec, const char *param,
                      enum param_t type,
                      void (*param_cb)(union param_val, void*));
 
/* Register a section in the config file */
struct config_section *reg_config_sec(const char *section,
                                      void *(*sec_start)(void),
                                      void (*sec_end)(void *));
 
extern struct config_section *cur_section;
#define CONFIG_ERROR(s) {fprintf (stderr, "ERROR: config.%s:%s\n", cur_section->name, s); if (runtime.sim.init) exit (1);}
 
/* FIXME: These will disapeer one day... */
void reg_mc_sec(void);
void reg_uart_sec(void);
void reg_dma_sec(void);
void reg_memory_sec(void);
void reg_debug_sec(void);
void reg_vapi_sec(void);
void reg_ethernet_sec(void);
void reg_immu_sec(void);
void reg_dmmu_sec(void);
void reg_ic_sec(void);
void reg_dc_sec(void);
void reg_gpio_sec(void);
void reg_bpb_sec(void);
void reg_pm_sec(void);
void reg_vga_sec(void);
void reg_fb_sec(void);
void reg_kbd_sec(void);
void reg_ata_sec(void);
void reg_cuc_sec(void);
#endif

Line No.	Rev	Author	Line
1	1446	nogj	`/* sim-config.h -- Simulator configuration header file`
2	7	jrydberg	`Copyright (C) 1999 Damjan Lampret, lampret@opencores.org`
3
4			`This file is part of OpenRISC 1000 Architectural Simulator.`
5
6			`This program is free software; you can redistribute it and/or modify`
7			`it under the terms of the GNU General Public License as published by`
8			`the Free Software Foundation; either version 2 of the License, or`
9			`(at your option) any later version.`
10
11			`This program is distributed in the hope that it will be useful,`
12			`but WITHOUT ANY WARRANTY; without even the implied warranty of`
13			`MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the`
14			`GNU General Public License for more details.`
15
16			`You should have received a copy of the GNU General Public License`
17			`along with this program; if not, write to the Free Software`
18			`Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */`
19	428	markom
20			`#ifndef _CONFIG_H_`
21			`#define _CONFIG_H_`
22
23	173	markom	`#include <stdio.h>`
24
25	7	jrydberg	`/* Simulator configuration macros. Eventually this one will be a lot bigger. */`
26	30	lampret
27	672	markom	`#define MAX_SBUF_LEN 256 /* Max. length of store buffer */`
28	424	markom
29	672	markom	`#define EXE_LOG_HARDWARE 0 /* Print out RTL states */`
30	675	markom	`#define EXE_LOG_SIMPLE 1 /* Executed log prints out dissasembly */`
31			`#define EXE_LOG_SOFTWARE 2 /* Simple with some register output*/`
32	672	markom
33	239	markom	`#define STR_SIZE (256)`
34
35	7	jrydberg	`struct config {`
36	239	markom	`struct {`
37	332	markom	`int enabled; /* Is tick timer enabled? */`
38			`} tick;`
39
40	261	markom	`struct {`
41	425	markom	`int enabled; /* Whether IMMU is enabled */`
42			`int nways; /* Number of ITLB ways */`
43			`int nsets; /* Number of ITLB sets */`
44			`int pagesize; /* ITLB page size */`
45			`int entrysize; /* ITLB entry size */`
46			`int ustates; /* number of ITLB usage states */`
47	541	markom	`int missdelay; /* How much cycles does the miss cost */`
48			`int hitdelay; /* How much cycles does the hit cost */`
49	425	markom	`} immu;`
50
51			`struct {`
52			`int enabled; /* Whether DMMU is enabled */`
53			`int nways; /* Number of DTLB ways */`
54			`int nsets; /* Number of DTLB sets */`
55			`int pagesize; /* DTLB page size */`
56			`int entrysize; /* DTLB entry size */`
57			`int ustates; /* number of DTLB usage states */`
58	541	markom	`int missdelay; /* How much cycles does the miss cost */`
59			`int hitdelay; /* How much cycles does the hit cost */`
60	425	markom	`} dmmu;`
61	428	markom
62			`struct {`
63			`int enabled; /* Whether instruction cache is enabled */`
64			`int nways; /* Number of IC ways */`
65			`int nsets; /* Number of IC sets */`
66			`int blocksize; /* IC entry size */`
67			`int ustates; /* number of IC usage states */`
68	541	markom	`int missdelay; /* How much cycles does the miss cost */`
69			`int hitdelay; /* How much cycles does the hit cost */`
70	428	markom	`} ic;`
71	424	markom
72	263	markom	`struct {`
73	541	markom	`int enabled; /* Whether data cache is enabled */`
74	428	markom	`int nways; /* Number of DC ways */`
75			`int nsets; /* Number of DC sets */`
76			`int blocksize; /* DC entry size */`
77			`int ustates; /* number of DC usage states */`
78	541	markom	`int store_missdelay; /* How much cycles does the store miss cost */`
79			`int store_hitdelay; /* How much cycles does the store hit cost */`
80			`int load_missdelay; /* How much cycles does the load miss cost */`
81			`int load_hitdelay; /* How much cycles does the load hit cost */`
82	428	markom	`} dc;`
83
84			`struct {`
85	672	markom	`int enabled; /* branch prediction buffer analysis */`
86			`int sbp_bnf_fwd; /* Static branch prediction for l.bnf uses forward prediction */`
87			`int sbp_bf_fwd; /* Static branch prediction for l.bf uses forward prediction */`
88			`int btic; /* branch prediction target insn cache analysis */`
89			`int missdelay; /* How much cycles does the miss cost */`
90			`int hitdelay; /* How much cycles does the hit cost */`
91			`#if 0`
92			`int nways; /* Number of BP ways */`
93			`int nsets; /* Number of BP sets */`
94			`int blocksize; /* BP entry size */`
95			`int ustates; /* number of BP usage states */`
96			`int pstates; /* number of BP predict states */`
97			`#endif`
98			`} bpb;`
99
100			`struct {`
101			`unsigned long upr; /* Unit present register */`
102			`unsigned long ver, rev; /* Version register */`
103			`int sr; /* Supervision register */`
104			`int superscalar; /* superscalara analysis */`
105			`int hazards; /* dependency hazards analysis */`
106			`int dependstats; /* dependency statistics */`
107			`int sbuf_len; /* length of store buffer, zero if disabled */`
108			`} cpu;`
109
110			`struct {`
111			`int debug; /* Simulator debugging */`
112			`int verbose; /* Force verbose output */`
113
114			`int profile; /* Is profiler running */`
115			`char prof_fn[STR_SIZE]; /* Profiler filename */`
116
117			`int mprofile; /* Is memory profiler running */`
118			`char mprof_fn[STR_SIZE]; /* Memory profiler filename */`
119
120			`int history; /* instruction stream history analysis */`
121			`int exe_log; /* Print out RTL states? */`
122			`int exe_log_type; /* Type of log */`
123			`int exe_log_start; /* First instruction to log */`
124			`int exe_log_end; /* Last instruction to log, -1 if continuous */`
125			`int exe_log_marker; /* If nonzero, place markers before each exe_log_marker instructions */`
126			`char exe_log_fn[STR_SIZE]; /* RTL state comparison filename */`
127	823	ivang	`char fstdout[STR_SIZE]; /* stdout filename */`
128	672	markom	`long clkcycle_ps; /* Clock duration in ps */`
129	805	markom	`long system_kfreq; /* System frequency in kHz*/`
130	672	markom	`} sim;`
131
132			`struct {`
133			`int enabled; /* Whether is debug module enabled */`
134			`int gdb_enabled; /* Whether is debugging with gdb possible */`
135			`int server_port; /* A user specified port number for services */`
136			`unsigned long vapi_id; /* "Fake" vapi device id for JTAG proxy */`
137			`} debug;`
138
139			`struct { /* Verification API, part of Advanced Core Verification */`
140			`int enabled; /* Whether is VAPI module enabled */`
141			`int server_port; /* A user specified port number for services */`
142			`int log_enabled; /* Whether to log the vapi requests */`
143			`int hide_device_id; /* Whether to log device ID for each request */`
144			`char vapi_fn[STR_SIZE]; /* vapi log filename */`
145			`} vapi;`
146
147			`struct {`
148			`int enabled; /* Whether power menagement is operational */`
149			`} pm;`
150	897	markom
151			`struct {`
152			`char timings_fn[STR_SIZE]; /* Filename of the timing table */`
153			`int memory_order; /* Memory access stricness */`
154			`int calling_convention; /* Whether functions follow standard calling convention */`
155			`int enable_bursts; /* Whether burst are enabled */`
156			`int no_multicycle; /* When enabled no multicycle paths are generated */`
157			`} cuc;`
158	672	markom	`};`
159
160			`struct runtime {`
161			`struct {`
162			`FILE fprof; / Profiler file */`
163			`FILE fmprof; / Memory profiler file */`
164			`FILE fexe_log; / RTL state comparison file */`
165	997	markom	`FILE fout; / file for standard output */`
166	672	markom	`int init; /* Whether we are still initilizing sim */`
167			`int script_file_specified; /* Whether script file was already loaded */`
168			`char filename; / Original Command Simulator file (CZ) */`
169			`char script_fn[STR_SIZE]; /* Script file read */`
170			`int iprompt; /* Interactive prompt */`
171	1320	phoenix	`long long cycles; /* Cycles counts fetch stages */`
172	884	markom
173			`int mem_cycles; /* Each cycle has counter of mem_cycles;`
174			`this value is joined with cycles`
175			`at the end of the cycle; no sim`
176			`originated memory accesses should be`
177			`performed inbetween. */`
178			`int loadcycles; /* Load and store stalls */`
179			`int storecycles;`
180	1320	phoenix
181			`long long reset_cycles;`
182	1353	nogj
183			`int hush; /* Is simulator to do reg dumps */`
184	264	markom	`} sim;`
185	883	markom
186			`/* Command line parameters */`
187			`struct {`
188			`int profile; /* Whether profiling was enabled */`
189			`int mprofile; /* Whether memory profiling was enabled */`
190			`} simcmd;`
191	557	markom
192			`struct {`
193	1320	phoenix	`long long instructions; /* Instructions executed */`
194			`long long reset_instructions;`
195
196	884	markom	`int stalled;`
197			`int hazardwait; /* how many cycles were wasted because of hazards */`
198			`int supercycles; /* Superscalar cycles */`
199	672	markom	`} cpu;`
200
201			`struct { /* Verification API, part of Advanced Core Verification */`
202			`int enabled; /* Whether is VAPI module enabled */`
203			`FILE vapi_file; / vapi file */`
204			`int server_port; /* A user specified port number for services */`
205	293	markom	`} vapi;`
206	897	markom
207			`/* CUC configuration parameters */`
208			`struct {`
209			`int mdelay[4]; /* average memory delays in cycles`
210			`{read single, read burst, write single, write burst} */`
211			`double cycle_duration; /* in ns */`
212			`} cuc;`
213	7	jrydberg	`};`
214	239	markom
215	7	jrydberg	`extern struct config config;`
216	551	markom
217	997	markom	`#define PRINTF(x...) fprintf (runtime.sim.fout, x)`
218
219	361	markom	`extern struct runtime runtime;`
220	239	markom
221			`/* Read environment from a script file. Does not fail - assumes defaukt configuration instead. */`
222			`void read_script_file (char *filename);`
223	361	markom
224			`/* Executes set sim command. Returns nonzero if error. */`
225	1353	nogj	`void set_config_command (int argc, char **argv);`
226	428	markom
227	549	markom	`/* Outputs C structure of current config to file */`
228			`void output_cfg (FILE *f);`
229
230	1308	phoenix	`void init_defconfig();`
231
232			`int parse_args(int argc, char *argv[]);`
233
234			`void print_config();`
235
236	1353	nogj	`void sim_done(void);`
237
238	1471	nogj	`/* Periodically checks runtime.sim.iprompt to see if ctrl_c has been pressed */`
239			`void check_int(void *dat);`
240
241			`/* Number of cycles between checks to runtime.sim.iprompt */`
242			`#define CHECK_INT_TIME 100000`
243
244	1353	nogj	`/* Resets all subunits */`
245			`void sim_reset(void);`
246
247			`/* Handle the sim commandline */`
248			`void handle_sim_command(void);`
249	1358	nogj
250	1360	nogj	`/* Registers a new reset hook, called when sim_reset below is called */`
251			`void reg_sim_reset(void (reset_hook)(void ), void *dat);`
252
253	1363	nogj	`/* Registers a status printing callback */`
254			`void reg_sim_stat(void (stat_func)(void dat), void *dat);`
255
256	1358	nogj	`union param_val {`
257			`char *str_val;`
258			`int int_val;`
259			`oraddr_t addr_val;`
260			`};`
261
262			`enum param_t {`
263			`paramt_none = 0, /* No parameter */`
264			`paramt_str, /* String parameter enclosed in double quotes (") */`
265			`paramt_word, /* String parameter NOT enclosed in double quotes */`
266			`paramt_int, /* Integer parameter */`
267			`paramt_addr /* Address parameter */`
268			`};`
269
270			`struct config_section {`
271			`char *name;`
272			`void (sec_start)(void);`
273			`void (sec_end)(void );`
274			`void *dat;`
275			`struct config_param *params;`
276			`struct config_section *next;`
277			`};`
278
279			`/* Register a parameter in a section of the config file */`
280			`void reg_config_param(struct config_section sec, const char param,`
281			`enum param_t type,`
282			`void (param_cb)(union param_val, void));`
283
284			`/* Register a section in the config file */`
285			`struct config_section reg_config_sec(const char section,`
286			`void (sec_start)(void),`
287			`void (sec_end)(void ));`
288
289			`extern struct config_section *cur_section;`
290			`#define CONFIG_ERROR(s) {fprintf (stderr, "ERROR: config.%s:%s\n", cur_section->name, s); if (runtime.sim.init) exit (1);}`
291
292	1446	nogj	`/* FIXME: These will disapeer one day... */`
293	1358	nogj	`void reg_mc_sec(void);`
294			`void reg_uart_sec(void);`
295			`void reg_dma_sec(void);`
296			`void reg_memory_sec(void);`
297			`void reg_debug_sec(void);`
298			`void reg_vapi_sec(void);`
299			`void reg_ethernet_sec(void);`
300			`void reg_immu_sec(void);`
301			`void reg_dmmu_sec(void);`
302			`void reg_ic_sec(void);`
303			`void reg_dc_sec(void);`
304			`void reg_gpio_sec(void);`
305			`void reg_bpb_sec(void);`
306			`void reg_pm_sec(void);`
307			`void reg_vga_sec(void);`
308			`void reg_fb_sec(void);`
309			`void reg_kbd_sec(void);`
310			`void reg_ata_sec(void);`
311			`void reg_cuc_sec(void);`
312	428	markom	`#endif`

Browse

Tools

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0/] [or1ksim/] [sim-config.h] - Blame information for rev 1537