Subversion Repositories or1k

/* cuc.h -- OpenRISC Custom Unit Compiler, main header file

 *    Copyright (C) 2002 Marko Mlinar, markom@opencores.org

 *

 *    This file is part of OpenRISC 1000 Architectural Simulator.

 *

 *    This program is free software; you can redistribute it and/or modify

 *    it under the terms of the GNU General Public License as published by

 *    the Free Software Foundation; either version 2 of the License, or

 *    (at your option) any later version.

 *

 *    This program is distributed in the hope that it will be useful,

 *    but WITHOUT ANY WARRANTY; without even the implied warranty of

 *    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the

 *    GNU General Public License for more details.

 *

 *    You should have received a copy of the GNU General Public License

 *    along with this program; if not, write to the Free Software

 *    Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */

#ifndef __DATAF_H__

#define __DATAF_H__

#define DEBUG           0

/* Maximum number of instructions per function */

#define MAX_INSNS       0x10000

#define MAX_OPERANDS    4

#define MAX_BB          0x100

#define MAX_REGS        34

#define FLAG_REG        (MAX_REGS - 2)

#define LRBB_REG        (MAX_REGS - 1)

#define MAX_STACK       0x1000 /* if more, not converted */

#define MAX_PREROLL     32

#define MAX_UNROLL      32

#define IT_BRANCH       0x0001  /* Branch instruction */

#define IT_INDELAY      0x0002  /* Instruction is in delay slot */

#define IT_BBSTART      0x0004  /* BB start marker */

#define IT_BBEND        0x0008  /* BB end marker */

#define IT_OUTPUT       0x0010  /* this instruction holds final value of the register */

#define IT_SIGNED       0x0020  /* Instruction is signed */

#define IT_MEMORY       0x0040  /* Instruction does memory access */

#define IT_UNUSED       0x0080  /* dead instruction marker */

#define IT_FLAG1        0x0100  /* misc flags */

#define IT_FLAG2        0x0200

#define IT_VOLATILE     0x0400  /* Should not be moved/removed */

#define IT_MEMADD       0x0800  /* add before the load -- should not be removed */

#define IT_COND         0x1000  /* Conditional */

#define IT_LATCHED      0x2000  /* Output of this instruction is latched/registered */

#define IT_CUT          0x4000  /* After this instruction register is placed */

#define OPT_NONE        0x00

#define OPT_CONST       0x01

#define OPT_REGISTER    0x02

#define OPT_REF         0x04

#define OPT_JUMP        0x08    /* Jump to an instruction index */

#define OPT_DEST        0x10    /* This operand is dest */

#define OPT_BB          0x20    /* Jumpt to BB */

#define OPT_LRBB        0x40    /* 0 if we came in from left BB, or 1 otherwise */

#define MT_WIDTH        0x07    /* These bits hold memory access width in bytes  1 << x */

#define MT_BURST        0x08    /* burst start & end markers */

#define MT_BURSTE       0x10

#define MT_WRITE        0x20    /* This memory access does a write */

#define MT_SIGNED       0x40    /* Signed memory access */

#define BB_INLOOP       0x01    /* This block is inside a loop */

#define BB_OPTIONAL     0x02

#define BB_END          0x04    /* Last block in a function */

#define BB_DEAD         0x08    /* This block is unaccessible -> to be removed */

/* Various macros to minimize code size */

#define REF(bb,i)       (((bb) * MAX_INSNS) + (i))

#define REF_BB(r)       ((r) / MAX_INSNS)

#define REF_I(r)        ((r) % MAX_INSNS)

#define INSN(ref)       bb[REF_BB(ref)].insn[REF_I(ref)]

#define log(x...)       fprintf (flog, x)

/* Options */

static const int calling_convention = 1;

static const int memory_order = 2;

static const int enable_bursts = 1;

static const int no_multicycle = 1;

/* Temporary registers by software convention */

extern const int call_saved[MAX_REGS];

typedef struct _dep_list_t {

        unsigned long ref;

        struct _dep_list_t *next;

} dep_list;

/* Implementation specific timings */

typedef struct {

        int b;                    /* Basic block # this timing is referring to */

        int preroll;              /* How many times was this BB pre/unrolled */

        int unroll;

        int new_time;

        int old_time;

        double size;

} cuc_timings;

/* Instructionn entity */

typedef struct {

        int type;           /* type of the instruction */

        int index;          /* Instruction index */

        int opt[MAX_OPERANDS];          /* operand types */

        unsigned long op[MAX_OPERANDS]; /* operand values */

        dep_list *dep;      /* instruction dependencies */

        unsigned long insn; /* Instruction opcode */

        char disasm[40];    /* disassembled string */

        int tmp;

} cuc_insn;

/* Basic block entity */

typedef struct {

        unsigned long type; /* Type of the bb */

        int first, last;    /* Where this block lies */

        int prev[2], next[2];

        int tmp;

        cuc_insn *insn;      /* Instructions lie here */

        int ninsn;          /* Number of instructions */

        int last_used_reg[MAX_REGS];

        dep_list *mdep;          /* Last memory access dependencies */

        int nmemory;

        int cnt;            /* how many times was this block executed */

        int unrolled;       /* how many times has been this block unrolled */

        int        ntim;    /* Basic block options */

        cuc_timings *tim;

} cuc_bb;

/* Function entity */

typedef struct {

        /* Basic blocks */

        int num_bb;

        cuc_bb bb[MAX_BB];

        int saved_regs[MAX_REGS];

        /* Schedule of memory instructions */

        int nmsched;

        int msched[MAX_INSNS];

        int mtype[MAX_INSNS];

        /* initial bb and their relocations to new block numbers */

        int num_init_bb;

        int *init_bb_reloc;

        int orig_time;            /* time in cyc required for SW implementation */

        unsigned long start_addr; /* Address of first instruction inn function */

        unsigned long end_addr;   /* Address of last instruction inn function */

} cuc_func;

/* Instructions from function */

extern cuc_insn insn[MAX_INSNS];

extern int num_insn;

extern int reloc[MAX_INSNS];

extern FILE *flog;

/* Loads from file into global array insn */

void cuc_load (char *in_fn);

/* Scans sequence of BBs and set bb[].cnt */

void generate_bb_seq (cuc_func *f, char *mp_filename, char *bb_filename);

/* Prints out instructions */

void print_insns (cuc_insn *insn, int size, int verbose);

/* Print out basic blocks */

void print_cuc_bb (cuc_func *func, char *s);

/* Duplicates function */

cuc_func *dup_func (cuc_func *f);

/* Releases memory allocated by function */

void free_func (cuc_func *f);

/* Set the BB limits */

void detect_bb (cuc_func *func);

/* Optimize basic blocks */

void optimize_bb (cuc_func *func);

/* Removes BBs marked as dead */

void remove_dead_bb (cuc_func *func);

/* Detect register dependencies */

void reg_dep (cuc_func *func);

/* Cuts the tree and marks registers */

void mark_cut (cuc_func *f);

/* Unroll loop b times times and return new function. Original

   function is unmodified. */

cuc_func *preunroll_loop (cuc_func *func, int b, int preroll, int unroll, char *bb_filename);

/* Schedule memory accesses

void schedule_memory (cuc_func *func, int otype);

/* Generates verilog file out of insn dataflow */

void output_verilog (cuc_func *func, char *filename);

/* Recalculates bb[].cnt values, based on generated profile file */

void recalc_cnts (cuc_func *f, char *bb_filename);

/* Calculate timings */

void analyse_timings (cuc_func *func, cuc_timings *timings);

#endif /* __DATAF_H__ */