OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc2/] [or1ksim/] [testbench/] [default.cfg] - Blame information for rev 1486

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 311 markom
/* default.cfg -- Simulator testbench default configuration script file
2
   Copyright (C) 2001, Marko Mlinar, markom@opencores.org
3
 
4
This file is part of OpenRISC 1000 Architectural Simulator.
5
 
6
This program is free software; you can redistribute it and/or modify
7
it under the terms of the GNU General Public License as published by
8
the Free Software Foundation; either version 2 of the License, or
9
(at your option) any later version.
10
 
11
This program is distributed in the hope that it will be useful,
12
but WITHOUT ANY WARRANTY; without even the implied warranty of
13
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
GNU General Public License for more details.
15
 
16
You should have received a copy of the GNU General Public License
17
along with this program; if not, write to the Free Software
18
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA. */
19
 
20
section memory
21
  /*random_seed = 12345
22
  type = random*/
23
  pattern = 0x00
24
  type = unknown /* Fastest */
25 424 markom
 
26 1486 nogj
  name = "FLASH"
27
  ce = 0
28
  mc = 0
29
  baseaddr = 0xf0000000
30
  size = 0x00200000
31
  delayr = 10
32
  delayw = -1
33
end
34
 
35
section memory
36
  /*random_seed = 12345
37
  type = random*/
38
  pattern = 0x00
39
  type = unknown /* Fastest */
40 424 markom
 
41 1486 nogj
  name = "RAM"
42
  ce = 1
43
  mc = 0
44
  baseaddr = 0x00000000
45
  size = 0x00200000
46
  delayr = 2
47
  delayw = 4
48 311 markom
end
49
 
50 970 simons
section immu
51
  enabled = 1
52
  nsets = 64
53
  nways = 1
54
  ustates = 2
55
  pagesize = 8192
56
end
57
 
58
section dmmu
59
  enabled = 1
60
  nsets = 64
61
  nways = 1
62
  ustates = 2
63
  pagesize = 8192
64
end
65
 
66
section ic
67
  enabled = 1
68
  nsets = 256
69
  nways = 1
70
  ustates = 2
71
  blocksize = 16
72
end
73
 
74
section dc
75
  enabled = 1
76
  nsets = 256
77
  nways = 1
78
  ustates = 2
79
  blocksize = 16
80
end
81
 
82 311 markom
section cpu
83
  ver = 0x1200
84
  rev = 0x0001
85
  /* upr = */
86
  superscalar = 0
87
  hazards = 0
88
  dependstats = 0
89 541 markom
end
90
 
91
section bpb
92
  enabled = 0
93 311 markom
  btic = 0
94
end
95
 
96
section debug
97
  /*enabled = 0
98
  gdb_enabled = 0*/
99
  server_port = 9999
100
end
101
 
102
section sim
103 409 markom
  debug = 0
104 311 markom
  profile = 0
105
  prof_fn = "sim.profile"
106
 
107 678 markom
  exe_log = 0
108 677 markom
  exe_log_type = software
109 311 markom
  exe_log_fn = "executed.log"
110
end
111
 
112
section mc
113 970 simons
  enabled = 1
114
  baseaddr = 0x93000000
115 311 markom
  POC = 0x00000008                 /* Power on configuration register */
116
end
117
 
118 970 simons
section dma
119 1424 nogj
  baseaddr = 0xB8000000
120
  irq = 4
121 970 simons
end
122
 
123
section ethernet
124 1424 nogj
  baseaddr = 0x92000000
125
  dma = 0
126
  irq = 4
127
  rtx_type = 0
128
  tx_channel = 0
129
  rx_channel = 1
130
  rxfile = "eth0.tx"
131
  txfile = "eth0.tx"
132
  sockif = "eth0"
133 970 simons
end
134
 
135 311 markom
section VAPI
136
  enabled = 0
137
  server_port = 9998
138
end
139 970 simons
 
140
section fb
141
  enabled = 1
142
  baseaddr = 0x97000000
143
  refresh_rate = 10000
144
  filename = "primary"
145
end
146
 
147
section kbd
148
  enabled = 1
149
  irq = 5
150
  baseaddr = 0x94000000
151
  rxfile = "./kbdtest.rx"
152
end
153
 
154
section test
155
  enabled = 1
156
  baseaddr = 0xa5000000
157
end
158
 
159
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.