URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [stable_0_2_0_rc3/] [or1ksim/] [sim.cfg] - Blame information for rev 243


 
section mc
  memory_table_file = sim.mem
  enable = 1
  POC = 0x00000008
end

Line No.	Rev	Author	Line
1	243	markom
2			`section mc`
3			`memory_table_file = sim.mem`
4			`enable = 1`
5			`POC = 0x00000008`
6			`end`