OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [start/] [gdb-5.0/] [sim/] [common/] [sim-endian.c] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 106 markom
/*  This file is part of the program psim.
2
 
3
    Copyright (C) 1994-1995, Andrew Cagney <cagney@highland.com.au>
4
 
5
    This program is free software; you can redistribute it and/or modify
6
    it under the terms of the GNU General Public License as published by
7
    the Free Software Foundation; either version 2 of the License, or
8
    (at your option) any later version.
9
 
10
    This program is distributed in the hope that it will be useful,
11
    but WITHOUT ANY WARRANTY; without even the implied warranty of
12
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
    GNU General Public License for more details.
14
 
15
    You should have received a copy of the GNU General Public License
16
    along with this program; if not, write to the Free Software
17
    Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
18
 
19
    */
20
 
21
 
22
#ifndef _SIM_ENDIAN_C_
23
#define _SIM_ENDIAN_C_
24
 
25
#include "sim-basics.h"
26
#include "sim-assert.h"
27
#include "sim-io.h"
28
 
29
 
30
#if !defined(_SWAP_1)
31
#define _SWAP_1(SET,RAW) SET (RAW)
32
#endif
33
 
34
#if !defined(_SWAP_2) && (WITH_HOST_BYTE_ORDER == LITTLE_ENDIAN) && defined(htons)
35
#define _SWAP_2(SET,RAW) SET htons (RAW)
36
#endif
37
 
38
#ifndef _SWAP_2
39
#define _SWAP_2(SET,RAW) SET (((RAW) >> 8) | ((RAW) << 8))
40
#endif
41
 
42
#if !defined(_SWAP_4) && (WITH_HOST_BYTE_ORDER == LITTLE_ENDIAN) && defined(htonl)
43
#define _SWAP_4(SET,RAW) SET htonl (RAW)
44
#endif
45
 
46
#ifndef _SWAP_4
47
#define _SWAP_4(SET,RAW) SET (((RAW) << 24) | (((RAW) & 0xff00) << 8) | (((RAW) & 0xff0000) >> 8) | ((RAW) >> 24))
48
#endif
49
 
50
#ifndef _SWAP_8
51
#define _SWAP_8(SET,RAW) \
52
  union { unsigned_8 dword; unsigned_4 words[2]; } in, out; \
53
  in.dword = RAW; \
54
  _SWAP_4 (out.words[0] =, in.words[1]); \
55
  _SWAP_4 (out.words[1] =, in.words[0]); \
56
  SET out.dword;
57
#endif
58
 
59
#ifndef _SWAP_16
60
#define _SWAP_16(SET,RAW) \
61
  union { unsigned_16 word; unsigned_4 words[4]; } in, out; \
62
  in.word = (RAW); \
63
  _SWAP_4 (out.words[0] =, in.words[3]); \
64
  _SWAP_4 (out.words[1] =, in.words[2]); \
65
  _SWAP_4 (out.words[2] =, in.words[1]); \
66
  _SWAP_4 (out.words[3] =, in.words[0]); \
67
  SET out.word;
68
#endif
69
 
70
 
71
#define N 1
72
#include "sim-n-endian.h"
73
#undef N
74
 
75
#define N 2
76
#include "sim-n-endian.h"
77
#undef N
78
 
79
#define N 4
80
#include "sim-n-endian.h"
81
#undef N
82
 
83
#define N 8
84
#include "sim-n-endian.h"
85
#undef N
86
 
87
#define N 16
88
#include "sim-n-endian.h"
89
#undef N
90
 
91
 
92
INLINE_SIM_ENDIAN\
93
(unsigned_8)
94
sim_endian_split_16 (unsigned_16 word, int w)
95
{
96
  if (CURRENT_HOST_BYTE_ORDER == LITTLE_ENDIAN)
97
    {
98
      return word.a[1 - w];
99
    }
100
  else
101
    {
102
      return word.a[w];
103
    }
104
}
105
 
106
 
107
INLINE_SIM_ENDIAN\
108
(unsigned_16)
109
sim_endian_join_16 (unsigned_8 h, unsigned_8 l)
110
 
111
{
112
  unsigned_16 word;
113
  if (CURRENT_HOST_BYTE_ORDER == LITTLE_ENDIAN)
114
    {
115
      word.a[0] = l;
116
      word.a[1] = h;
117
    }
118
  else
119
    {
120
      word.a[0] = h;
121
      word.a[1] = l;
122
    }
123
  return word;
124
}
125
 
126
 
127
 
128
#endif /* _SIM_ENDIAN_C_ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.