OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [start/] [gdb-5.0/] [utils/] [amd-udi/] [include/] [eb030.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 106 markom
/* @(#)eb030.h  5.18 93/07/30 16:39:43, Srini, AMD */
2
/******************************************************************************
3
 * Copyright 1991 Advanced Micro Devices, Inc.
4
 *
5
 * This software is the property of Advanced Micro Devices, Inc  (AMD)  which
6
 * specifically  grants the user the right to modify, use and distribute this
7
 * software provided this notice is not removed or altered.  All other rights
8
 * are reserved by AMD.
9
 *
10
 * AMD MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS
11
 * SOFTWARE.  IN NO EVENT SHALL AMD BE LIABLE FOR INCIDENTAL OR CONSEQUENTIAL
12
 * DAMAGES IN CONNECTION WITH OR ARISING FROM THE FURNISHING, PERFORMANCE, OR
13
 * USE OF THIS SOFTWARE.
14
 *
15
 * So that all may benefit from your experience, please report  any  problems
16
 * or  suggestions about this software to the 29K Technical Support Center at
17
 * 800-29-29-AMD (800-292-9263) in the USA, or 0800-89-1131  in  the  UK,  or
18
 * 0031-11-1129 in Japan, toll free.  The direct dial number is 512-462-4118.
19
 *
20
 * Advanced Micro Devices, Inc.
21
 * 29K Support Products
22
 * Mail Stop 573
23
 * 5900 E. Ben White Blvd.
24
 * Austin, TX 78741
25
 * 800-292-9263
26
 *****************************************************************************
27
 *      Engineer: Srini Subramanian.
28
 *****************************************************************************
29
 **       This file defines values used in accessing the EB29030 board.
30
 *****************************************************************************
31
 */
32
 
33
/* Control Port Register (PC_port_base+0) */
34
#define EB030_RESET        0x80     /* (0=Reset EB030, 1=Reset Am29030 */
35
#define EB030_DRQEN        0x40     /* Enable DMA requests */
36
#define EB030_IRQEN        0x20     /* Enable interrupts */
37
 
38
/*
39
** Shared memory definitions
40
*/
41
 
42
/*
43
** The "anchors" defined below represent addresses in the Am29000
44
** data memory space.  At these addresses are pointers to shared
45
** memory buffers.
46
*/
47
 
48
#define EB030_RECV_BUF_PTR    0x0400  /* Host receive buffer pointer   */
49
 
50
#define EB030_SEND_BUF        0x0404  /* Host send buffer    */
51
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.