OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [start/] [insight/] [dejagnu/] [baseboards/] [arc-sim.exp] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 markom
# There is currently no ARC simulator.  This exists so gcc compile.exp testing
2
# works.
3
 
4
# This is a list of toolchains that are supported on this board.
5
set_board_info target_install {arc-elf}
6
 
7
# Load the generic configuration for this board. This will define a basic set
8
# of routines needed by the tool to communicate with the board.
9
load_generic_config "sim"
10
 
11
# basic-sim.exp is a basic description for the standard Cygnus simulator.
12
load_base_board_description "basic-sim"
13
 
14
# "arc" is the name of the sim subdir in devo/sim.
15
setup_sim arc
16
 
17
# No multilib options needed by default.
18
process_multilib_options ""
19
 
20
# We only support newlib on this target. We assume that all multilib
21
# options have been specified before we get here.
22
 
23
set_board_info compiler  "[find_gcc]"
24
set_board_info cflags    "[libgloss_include_flags] [newlib_include_flags]"
25
set_board_info ldflags   "[libgloss_link_flags] [newlib_link_flags]"
26
# No linker script needed.
27
set_board_info ldscript "";
28
 
29
# The simulator doesn't return exit statuses and we need to indicate this;
30
# the standard GCC wrapper will work with this target.
31
set_board_info needs_status_wrapper  1
32
# Doesn't pass arguments or signals, can't return results, and doesn't
33
# do inferiorio.
34
set_board_info noargs 1
35
set_board_info gdb,nosignals 1
36
set_board_info gdb,noresults 1
37
set_board_info gdb,noinferiorio 1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.