OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [start/] [insight/] [dejagnu/] [baseboards/] [mcore-sim.exp] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 markom
# This is a list of toolchains that are supported on this board.
2
set_board_info target_install {mcore-elf, mcore-pe}
3
 
4
# Load the generic configuration for this board. This will define a basic set
5
# of routines needed by the tool to communicate with the board.
6
load_generic_config "sim"
7
 
8
# basic-sim.exp is a basic description for the standard Cygnus simulator.
9
load_base_board_description "basic-sim"
10
 
11
# "mcore" is the name of the sim subdir in devo/sim.
12
setup_sim mcore
13
 
14
# No multilib options needed by default.
15
process_multilib_options ""
16
 
17
# We only support newlib on this target. We assume that all multilib
18
# options have been specified before we get here.
19
 
20
set_board_info compiler  "[find_gcc]"
21
set_board_info cflags    "[libgloss_include_flags] [newlib_include_flags]"
22
set_board_info ldflags   "[libgloss_link_flags] [newlib_link_flags]"
23
# No linker script needed.
24
set_board_info ldscript "";
25
 
26
# The simulator doesn't return exit statuses and we need to indicate this;
27
# the standard GCC wrapper will work with this target.
28
set_board_info needs_status_wrapper  1
29
# Doesn't pass arguments or signals, can't return results, and doesn't
30
# do inferiorio.
31
set_board_info noargs 1
32
set_board_info gdb,nosignals 1
33
set_board_info gdb,noresults 1
34
set_board_info gdb,noinferiorio 1
35
set_board_info gdb,skip_float_tests 1
36
 
37
set timeout 45

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.