OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [start/] [insight/] [dejagnu/] [baseboards/] [tic80-sim.exp] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 markom
# Load the generic configuration for this board. This will define a basic
2
# set of routines needed by the tool to communicate with the board.
3
load_generic_config "sim";
4
 
5
# basic-sim.exp is a basic description for the standard Cygnus simulator.
6
load_base_board_description "basic-sim";
7
 
8
# This tells it which directory to look in for the simulator.
9
setup_sim tic80;
10
 
11
# No multilib flags are set by default.
12
process_multilib_options "";
13
 
14
# The compiler used to build for this board. This has *nothing* to do
15
# with what compiler is tested if we're testing gcc.
16
set_board_info compiler "[find_gcc]";
17
 
18
set_board_info cflags "[libgloss_include_flags] [newlib_include_flags]";
19
set_board_info ldflags "[libgloss_link_flags] [newlib_link_flags]";
20
# No linker script is needed.
21
# set_board_info ldscript "";
22
 
23
# And, it can't do arguments, and doesn't have real signals.
24
set_board_info noargs 1;
25
set_board_info gdb,nosignals 1;
26
 
27
# Used by a few gcc.c-torture testcases when trampolines are used.
28
set_board_info gcc,no_varargs  1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.