OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [tags/] [start/] [insight/] [sim/] [configure.in] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 578 markom
dnl Process this file with autoconf to produce a configure script.
2
AC_PREREQ(2.13)dnl
3
AC_INIT(Makefile.in)
4
 
5
AC_PROG_CC
6
AC_PROG_INSTALL
7
AC_CHECK_TOOL(AR, ar)
8
AC_CHECK_TOOL(RANLIB, ranlib, :)
9
 
10
AC_CONFIG_AUX_DIR(`cd $srcdir;pwd`/..)
11
AC_CANONICAL_SYSTEM
12
AC_ARG_PROGRAM
13
AC_PROG_CC
14
AC_SUBST(CFLAGS)
15
AC_SUBST(HDEFINES)
16
AR=${AR-ar}
17
AC_SUBST(AR)
18
AC_PROG_RANLIB
19
 
20
# Put a plausible default for CC_FOR_BUILD in Makefile.
21
if test "x$cross_compiling" = "xno"; then
22
  CC_FOR_BUILD='$(CC)'
23
else
24
  CC_FOR_BUILD=gcc
25
fi
26
AC_SUBST(CC_FOR_BUILD)
27
 
28
# If a cpu ever has more than one simulator to choose from, use
29
# --enable-sim=... to choose.
30
AC_ARG_ENABLE(sim,
31
[  --enable-sim ],
32
[case "${enableval}" in
33
yes | no) ;;
34
*)      AC_MSG_ERROR(bad value ${enableval} given for --enable-sim option) ;;
35
esac])
36
 
37
# Assume simulator can be built with cc.
38
# If the user passes --enable-sim built it regardless of $(CC).
39
only_if_gcc=no
40
only_if_enabled=no
41
extra_subdirs=common
42
 
43
# WHEN ADDING ENTRIES TO THIS MATRIX:
44
#  Make sure that the left side always has two dashes.  Otherwise you
45
#  can get spurious matches.  Even for unambiguous cases, do this as a
46
#  convention, else the table becomes a real mess to understand and maintain.
47
 
48
case "${target}" in
49
  arm*-*-* | thumb*-*-*)
50
        sim_target=arm
51
        extra_subdirs="${extra_subdirs} testsuite"
52
        ;;
53
  strongarm*-*-*)
54
        sim_target=arm
55
        extra_subdirs="${extra_subdirs} testsuite"
56
        ;;
57
  xscale-*-*)
58
        sim_target=arm
59
        extra_subdirs="${extra_subdirs} testsuite"
60
        ;;
61
  d10v-*-*)             sim_target=d10v ;;
62
  d30v-*-*)
63
        sim_target=d30v
64
        only_if_gcc=yes
65
        extra_subdirs="${extra_subdirs} igen"
66
        ;;
67
  fr30-*-*)             sim_target=fr30 ;;
68
  h8300*-*-*)           sim_target=h8300 ;;
69
  h8500-*-*)            sim_target=h8500 ;;
70
  i960-*-*)             sim_target=i960 ;;
71
  m32r-*-*)             sim_target=m32r ;;
72
  m68hc11-*-*|m6811-*-*) sim_target=m68hc11 ;;
73
  mcore-*-*)            sim_target=mcore ;;
74
  mips*-*-*)
75
        # The MIPS simulator can only be compiled by gcc.
76
        sim_target=mips
77
        only_if_gcc=yes
78
        extra_subdirs="${extra_subdirs} igen"
79
        ;;
80
  mn10300*-*-*)
81
        # The mn10300 simulator can only be compiled by gcc.
82
        sim_target=mn10300
83
        only_if_gcc=yes
84
        extra_subdirs="${extra_subdirs} igen"
85
        ;;
86
  mn10200*-*-*)
87
        sim_target=mn10200
88
        ;;
89
  sh*-*-*)              sim_target=sh ;;
90
  powerpc*-*-eabi* | powerpc*-*-solaris* | powerpc*-*-sysv4* | powerpc*-*-elf* | powerpc*-*-linux* )
91
        # The PowerPC simulator uses the GCC extension long long as well as
92
        # ANSI prototypes, so don't enable it for random host compilers
93
        # unless asked to.
94
        sim_target=ppc
95
        only_if_gcc=yes
96
        #extra_subdirs="${extra_subdirs}"
97
        ;;
98
  tic80-*-*)
99
        sim_target=tic80
100
        only_if_gcc=yes
101
        extra_subdirs="${extra_subdirs} igen"
102
        ;;
103
  v850-*-*)
104
        # The V850 simulator can only be compiled by gcc.
105
        sim_target=v850
106
        extra_subdirs="${extra_subdirs} igen"
107
        only_if_gcc=yes
108
        ;;
109
  v850e-*-*)
110
        # The V850 simulator can only be compiled by gcc.
111
        sim_target=v850
112
        extra_subdirs="${extra_subdirs} igen"
113
        only_if_gcc=yes
114
        ;;
115
  v850ea-*-*)
116
        # The V850 simulator can only be compiled by gcc.
117
        sim_target=v850
118
        extra_subdirs="${extra_subdirs} igen"
119
        only_if_gcc=yes
120
        ;;
121
  w65-*-*)
122
        sim_target=w65
123
        # The w65 is suffering from gradual decay.
124
        only_if_enabled=yes
125
        ;;
126
  z8k*-*-*)             sim_target=z8k ;;
127
  sparc64-*-*)
128
        only_if_gcc=yes
129
        sim_target=none # Don't build erc32 if sparc64.
130
        ;;
131
  sparclite*-*-* | sparc86x*-*-*)
132
        # The SPARC simulator can only be compiled by gcc.
133
        only_if_gcc=yes
134
        sim_target=erc32
135
        ;;
136
  sparc*-*-*)
137
        # The SPARC simulator can only be compiled by gcc.
138
        only_if_gcc=yes
139
        # Unfortunately erc32 won't build on many hosts, so only enable
140
        # it if the user really really wants it.
141
        only_if_enabled=yes
142
        sim_target=erc32
143
        ;;
144
  *)                    sim_target=none ;;
145
esac
146
 
147
 
148
# Is there a testsuite directory for the target?
149
testdir=`echo ${target} | sed -e 's/-.*-/-/'`
150
if test -r ${srcdir}/testsuite/${testdir}/configure ; then
151
  extra_subdirs="${extra_subdirs} testsuite"
152
fi
153
 
154
 
155
case "${enable_sim}" in
156
no)     sim_target=none ;;
157
yes)
158
        if test ${only_if_gcc} = yes ; then
159
                if test "${GCC}" != yes ; then
160
                        echo "Can't enable simulator since not compiling with GCC."
161
                        sim_target=none
162
                fi
163
        fi
164
        ;;
165
*)
166
        if test ${only_if_enabled} = yes ; then
167
                sim_target=none
168
        else
169
                if test ${only_if_gcc} = yes ; then
170
                        if test "${GCC}" != yes ; then
171
                                sim_target=none
172
                        fi
173
                fi
174
        fi
175
        ;;
176
esac
177
 
178
if test x"${sim_target}" != xnone ; then
179
        configdirs="${extra_subdirs} ${sim_target}"
180
        AC_CONFIG_SUBDIRS($configdirs)
181
fi
182
 
183
AC_OUTPUT(Makefile)
184
 
185
exit 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.