OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [ecos-2.0/] [doc/] [html/] [ref/] [frv400.html] - Blame information for rev 1254

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1254 phoenix
<!-- Copyright (C) 2003 Red Hat, Inc.                                -->
2
<!-- This material may be distributed only subject to the terms      -->
3
<!-- and conditions set forth in the Open Publication License, v1.0  -->
4
<!-- or later (the latest version is presently available at          -->
5
<!-- http://www.opencontent.org/openpub/).                           -->
6
<!-- Distribution of the work or derivative of the work in any       -->
7
<!-- standard (paper) book form is prohibited unless prior           -->
8
<!-- permission is obtained from the copyright holder.               -->
9
<HTML
10
><HEAD
11
><TITLE
12
>FRV/FRV400 Fujitsu FR-V 400 (MB-93091)</TITLE
13
><meta name="MSSmartTagsPreventParsing" content="TRUE">
14
<META
15
NAME="GENERATOR"
16
CONTENT="Modular DocBook HTML Stylesheet Version 1.76b+
17
"><LINK
18
REL="HOME"
19
TITLE="eCos Reference Manual"
20
HREF="ecos-ref.html"><LINK
21
REL="UP"
22
TITLE="Installation and Testing"
23
HREF="installation-and-testing.html"><LINK
24
REL="PREVIOUS"
25
TITLE="CalmRISC/CalmRISC32 Samsung CalmRISC32 Core Evaluation Board "
26
HREF="calmrisc32.html"><LINK
27
REL="NEXT"
28
TITLE="IA32/x86 x86-Based PC"
29
HREF="x86pc.html"></HEAD
30
><BODY
31
CLASS="SECT1"
32
BGCOLOR="#FFFFFF"
33
TEXT="#000000"
34
LINK="#0000FF"
35
VLINK="#840084"
36
ALINK="#0000FF"
37
><DIV
38
CLASS="NAVHEADER"
39
><TABLE
40
SUMMARY="Header navigation table"
41
WIDTH="100%"
42
BORDER="0"
43
CELLPADDING="0"
44
CELLSPACING="0"
45
><TR
46
><TH
47
COLSPAN="3"
48
ALIGN="center"
49
>eCos Reference Manual</TH
50
></TR
51
><TR
52
><TD
53
WIDTH="10%"
54
ALIGN="left"
55
VALIGN="bottom"
56
><A
57
HREF="calmrisc32.html"
58
ACCESSKEY="P"
59
>Prev</A
60
></TD
61
><TD
62
WIDTH="80%"
63
ALIGN="center"
64
VALIGN="bottom"
65
>Chapter 5. Installation and Testing</TD
66
><TD
67
WIDTH="10%"
68
ALIGN="right"
69
VALIGN="bottom"
70
><A
71
HREF="x86pc.html"
72
ACCESSKEY="N"
73
>Next</A
74
></TD
75
></TR
76
></TABLE
77
><HR
78
ALIGN="LEFT"
79
WIDTH="100%"></DIV
80
><DIV
81
CLASS="SECT1"
82
><H1
83
CLASS="SECT1"
84
><A
85
NAME="FRV400">FRV/FRV400 Fujitsu FR-V 400 (MB-93091)</H1
86
><DIV
87
CLASS="SECT2"
88
><H2
89
CLASS="SECT2"
90
><A
91
NAME="AEN6545">Overview</H2
92
><P
93
>&#13;RedBoot supports both serial ports, which are available via
94
the stacked serial connectors on the mother board.
95
The topmost port is the default and is considered to be port 0 by RedBoot.
96
The bottommost port is serial port 1.
97
The default serial port settings are 38400,8,N,1. </P
98
><P
99
>FLASH management is also supported, but only for the FLASH device in IC7.
100
This arrangement allows for IC8 to retain either the original Fujitsu board
101
firmware, or some application specific contents.</P
102
><P
103
>The following RedBoot configurations are supported:
104
 
105
      <DIV
106
CLASS="INFORMALTABLE"
107
><A
108
NAME="AEN6556"><P
109
></P
110
><TABLE
111
BORDER="1"
112
CLASS="CALSTABLE"
113
><THEAD
114
><TR
115
><TH
116
ALIGN="LEFT"
117
VALIGN="TOP"
118
>Configuration</TH
119
><TH
120
ALIGN="LEFT"
121
VALIGN="TOP"
122
>Mode</TH
123
><TH
124
ALIGN="LEFT"
125
VALIGN="TOP"
126
>Description</TH
127
><TH
128
ALIGN="LEFT"
129
VALIGN="TOP"
130
>File</TH
131
></TR
132
></THEAD
133
><TBODY
134
><TR
135
><TD
136
ALIGN="LEFT"
137
VALIGN="TOP"
138
>ROMRAM</TD
139
><TD
140
ALIGN="LEFT"
141
VALIGN="TOP"
142
>[ROMRAM]</TD
143
><TD
144
ALIGN="LEFT"
145
VALIGN="TOP"
146
>RedBoot running from RAM, but contained in the
147
              board's flash boot sector.</TD
148
><TD
149
ALIGN="LEFT"
150
VALIGN="TOP"
151
>redboot_ROMRAM.ecm</TD
152
></TR
153
><TR
154
><TD
155
ALIGN="LEFT"
156
VALIGN="TOP"
157
>RAM</TD
158
><TD
159
ALIGN="LEFT"
160
VALIGN="TOP"
161
>[RAM]</TD
162
><TD
163
ALIGN="LEFT"
164
VALIGN="TOP"
165
>RedBoot running from RAM with RedBoot in the
166
              flash boot sector.</TD
167
><TD
168
ALIGN="LEFT"
169
VALIGN="TOP"
170
>redboot_RAM.ecm</TD
171
></TR
172
></TBODY
173
></TABLE
174
><P
175
></P
176
></DIV
177
></P
178
></DIV
179
><DIV
180
CLASS="SECT2"
181
><H2
182
CLASS="SECT2"
183
><A
184
NAME="AEN6575">Initial Installation Method</H2
185
><P
186
>RedBoot can be installed by directly programming the FLASH device in IC7
187
or by using the Fujitsu provided software to download and install a
188
version into the FLASH device.  Complete instructions are provided
189
separately.</P
190
></DIV
191
><DIV
192
CLASS="SECT2"
193
><H2
194
CLASS="SECT2"
195
><A
196
NAME="AEN6578">Special RedBoot Commands</H2
197
><P
198
>None.</P
199
></DIV
200
><DIV
201
CLASS="SECT2"
202
><H2
203
CLASS="SECT2"
204
><A
205
NAME="AEN6581">Memory Maps</H2
206
><P
207
>The memory map of this platform is fixed by the hardware (cannot
208
be changed by software).  The only attributes which can be modified are
209
control over cacheability, as noted below.
210
<TABLE
211
BORDER="5"
212
BGCOLOR="#E0E0F0"
213
WIDTH="70%"
214
><TR
215
><TD
216
><PRE
217
CLASS="SCREEN"
218
>Address                 Cache?      Resource
219
00000000-03EFFFFF         Yes       SDRAM (via plugin DIMM)
220
03F00000-03FFFFFF         No        SDRAM (used for PCI window)
221
10000000-1FFFFFFF         No        MB86943 PCI bridge
222
20000000-201FFFFF         No        SRAM
223
21000000-23FFFFFF         No        Motherboard resources
224
24000000-25FFFFFF         No        PCI I/O space
225
26000000-2FFFFFFF         No        PCI Memory space
226
30000000-FDFFFFFF         ??        Unused
227
FE000000-FEFFFFFF         No        I/O devices
228
FF000000-FF1FFFFF         No        IC7 - RedBoot FLASH
229
FF200000-FF3FFFFF         No        IC8 - unused FLASH
230
FF400000-FFFFFFFF         No        Misc other I/O</PRE
231
></TD
232
></TR
233
></TABLE
234
></P
235
><DIV
236
CLASS="NOTE"
237
><BLOCKQUOTE
238
CLASS="NOTE"
239
><P
240
><B
241
>NOTE: </B
242
>The only configuration currently suppored requires a 64MB SDRAM
243
DIMM to be present on the CPU card.  No other memory configuration
244
is supported at this time.</P
245
></BLOCKQUOTE
246
></DIV
247
></DIV
248
><DIV
249
CLASS="SECT2"
250
><H2
251
CLASS="SECT2"
252
><A
253
NAME="AEN6588">Rebuilding RedBoot</H2
254
><P
255
>These shell variables provide the platform-specific information
256
needed for building RedBoot according to the procedure described in
257
<A
258
HREF="rebuilding-redboot.html"
259
>Chapter 3</A
260
>:
261
<TABLE
262
BORDER="5"
263
BGCOLOR="#E0E0F0"
264
WIDTH="70%"
265
><TR
266
><TD
267
><PRE
268
CLASS="PROGRAMLISTING"
269
>export TARGET=frv400
270
export ARCH_DIR=frv
271
export PLATFORM_DIR=frv400</PRE
272
></TD
273
></TR
274
></TABLE
275
></P
276
><P
277
>The names of configuration files are listed above with the
278
description of the associated modes.</P
279
></DIV
280
></DIV
281
><DIV
282
CLASS="NAVFOOTER"
283
><HR
284
ALIGN="LEFT"
285
WIDTH="100%"><TABLE
286
SUMMARY="Footer navigation table"
287
WIDTH="100%"
288
BORDER="0"
289
CELLPADDING="0"
290
CELLSPACING="0"
291
><TR
292
><TD
293
WIDTH="33%"
294
ALIGN="left"
295
VALIGN="top"
296
><A
297
HREF="calmrisc32.html"
298
ACCESSKEY="P"
299
>Prev</A
300
></TD
301
><TD
302
WIDTH="34%"
303
ALIGN="center"
304
VALIGN="top"
305
><A
306
HREF="ecos-ref.html"
307
ACCESSKEY="H"
308
>Home</A
309
></TD
310
><TD
311
WIDTH="33%"
312
ALIGN="right"
313
VALIGN="top"
314
><A
315
HREF="x86pc.html"
316
ACCESSKEY="N"
317
>Next</A
318
></TD
319
></TR
320
><TR
321
><TD
322
WIDTH="33%"
323
ALIGN="left"
324
VALIGN="top"
325
>CalmRISC/CalmRISC32 Samsung CalmRISC32 Core Evaluation Board</TD
326
><TD
327
WIDTH="34%"
328
ALIGN="center"
329
VALIGN="top"
330
><A
331
HREF="installation-and-testing.html"
332
ACCESSKEY="U"
333
>Up</A
334
></TD
335
><TD
336
WIDTH="33%"
337
ALIGN="right"
338
VALIGN="top"
339
>IA32/x86 x86-Based PC</TD
340
></TR
341
></TABLE
342
></DIV
343
></BODY
344
></HTML
345
>

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.