OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [ecos-2.0/] [packages/] [devs/] [eth/] [sh/] [hs7729pci/] [v2_0/] [include/] [devs_eth_sh_hs7729pci.inl] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1254 phoenix
//==========================================================================
2
//
3
//      devs_eth_sh_hs7729pci.inl
4
//
5
//      HS7729PCI ethernet I/O definitions.
6
//
7
//==========================================================================
8
//####ECOSGPLCOPYRIGHTBEGIN####
9
// -------------------------------------------
10
// This file is part of eCos, the Embedded Configurable Operating System.
11
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
12
//
13
// eCos is free software; you can redistribute it and/or modify it under
14
// the terms of the GNU General Public License as published by the Free
15
// Software Foundation; either version 2 or (at your option) any later version.
16
//
17
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
18
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
19
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
20
// for more details.
21
//
22
// You should have received a copy of the GNU General Public License along
23
// with eCos; if not, write to the Free Software Foundation, Inc.,
24
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
25
//
26
// As a special exception, if other files instantiate templates or use macros
27
// or inline functions from this file, or you compile this file and link it
28
// with other works to produce a work based on this file, this file does not
29
// by itself cause the resulting work to be covered by the GNU General Public
30
// License. However the source code for this file must still be made available
31
// in accordance with section (3) of the GNU General Public License.
32
//
33
// This exception does not invalidate any other reasons why a work based on
34
// this file might be covered by the GNU General Public License.
35
//
36
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
37
// at http://sources.redhat.com/ecos/ecos-license/
38
// -------------------------------------------
39
//####ECOSGPLCOPYRIGHTEND####
40
//==========================================================================
41
//#####DESCRIPTIONBEGIN####
42
//
43
// Author(s):   jskov
44
// Contributors:jskov
45
// Date:        2001-05-31
46
// Purpose:     HS7729PCI ethernet defintions
47
//####DESCRIPTIONEND####
48
//==========================================================================
49
 
50
#include            // CYGNUM_HAL_INTERRUPT_ETHR
51
 
52
#ifdef __WANT_CONFIG
53
 
54
#define CYGHWR_VIA_RHINE_PCI_MEM_MAP_BASE (CYGARC_UNCACHED_ADDRESS(&CYGMEM_SECTION_pci_window[0]))
55
#define CYGHWR_VIA_RHINE_PCI_MEM_MAP_SIZE (CYGMEM_SECTION_pci_window_SIZE)
56
 
57
#endif // __WANT_CONFIG
58
 
59
 
60
#ifdef __WANT_DEVS
61
 
62
#ifdef CYGPKG_DEVS_ETH_SH_HS7729PCI_ETH0
63
 
64
static rhine_priv_data via_rhine_eth0_priv_data = {
65
#ifdef CYGSEM_DEVS_ETH_SH_HS7729PCI_ETH0_SET_ESA
66
    enaddr : CYGDAT_DEVS_ETH_SH_HS7729PCI_ETH0_ESA,
67
#endif
68
    config_esa : NULL,             // rely on the hardwired address for now
69
    rx_ring : NULL,
70
    rx_ring_cnt : (1<<2) /*CYGNUM_DEVS_ETH_SH_HS7729PCI_ETH0_RX_RING_SIZE*/,
71
    rx_ring_log_cnt : 2,
72
    tx_ring : NULL,
73
    tx_ring_cnt : (1<<2) /*CYGNUM_DEVS_ETH_SH_HS7729PCI_ETH0_TX_RING_SIZE*/,
74
    tx_ring_log_cnt : 2,
75
};
76
 
77
static rhine_priv_data *rhine_priv_array[1] = {&via_rhine_eth0_priv_data};
78
 
79
ETH_DRV_SC(via_rhine_sc,
80
           &via_rhine_eth0_priv_data, // Driver specific data
81
           CYGDAT_DEVS_ETH_SH_HS7729PCI_ETH0_NAME,
82
           rhine_start,
83
           rhine_stop,
84
           rhine_control,
85
           rhine_can_send,
86
           rhine_send,
87
           rhine_recv,
88
           rhine_deliver,     // "pseudoDSR" called from fast net thread
89
           rhine_poll,        // poll function, encapsulates ISR and DSR
90
           rhine_int_vector);
91
 
92
NETDEVTAB_ENTRY(rhine_netdev,
93
                "rhine_" CYGDAT_DEVS_ETH_SH_HS7729PCI_ETH0_NAME,
94
                via_rhine_init,
95
                &via_rhine_sc);
96
#endif // CYGPKG_DEVS_ETH_SH_HS7729PCI_ETH0
97
 
98
#endif // __WANT_DEVS
99
 
100
// EOF devs_eth_sh_hs7729pci.inl

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.