OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [ecos-2.0/] [packages/] [hal/] [frv/] [frv400/] [v2_0/] [include/] [plf_io.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1254 phoenix
#ifndef CYGONCE_PLF_IO_H
2
#define CYGONCE_PLF_IO_H
3
 
4
//=============================================================================
5
//
6
//      plf_io.h
7
//
8
//      Platform specific IO support
9
//
10
//=============================================================================
11
//####ECOSGPLCOPYRIGHTBEGIN####
12
// -------------------------------------------
13
// This file is part of eCos, the Embedded Configurable Operating System.
14
// Copyright (C) 1998, 1999, 2000, 2001, 2002 Red Hat, Inc.
15
//
16
// eCos is free software; you can redistribute it and/or modify it under
17
// the terms of the GNU General Public License as published by the Free
18
// Software Foundation; either version 2 or (at your option) any later version.
19
//
20
// eCos is distributed in the hope that it will be useful, but WITHOUT ANY
21
// WARRANTY; without even the implied warranty of MERCHANTABILITY or
22
// FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
23
// for more details.
24
//
25
// You should have received a copy of the GNU General Public License along
26
// with eCos; if not, write to the Free Software Foundation, Inc.,
27
// 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA.
28
//
29
// As a special exception, if other files instantiate templates or use macros
30
// or inline functions from this file, or you compile this file and link it
31
// with other works to produce a work based on this file, this file does not
32
// by itself cause the resulting work to be covered by the GNU General Public
33
// License. However the source code for this file must still be made available
34
// in accordance with section (3) of the GNU General Public License.
35
//
36
// This exception does not invalidate any other reasons why a work based on
37
// this file might be covered by the GNU General Public License.
38
//
39
// Alternative licenses for eCos may be arranged by contacting Red Hat, Inc.
40
// at http://sources.redhat.com/ecos/ecos-license/
41
// -------------------------------------------
42
//####ECOSGPLCOPYRIGHTEND####
43
//=============================================================================
44
//#####DESCRIPTIONBEGIN####
45
//
46
// Author(s):    hmt, jskov 
47
// Contributors: hmt, jskov, gthomas
48
// Date:         1999-08-09
49
// Purpose:      Fujitsu FR-V400 PCI IO support macros
50
// Description: 
51
// Usage:        #include <cyg/hal/plf_io.h>
52
//
53
//####DESCRIPTIONEND####
54
//
55
//=============================================================================
56
 
57
#include CYGBLD_HAL_PLATFORM_H
58
#include CYGBLD_HAL_PLF_DEFS_H
59
 
60
#include <cyg/hal/hal_io.h>             // IO macros
61
#include <cyg/hal/plf_ints.h>           // Interrupt vectors
62
 
63
// Restrict device [slot] space
64
#define CYG_PCI_MAX_BUS                       1  // Only one BUS
65
#define CYG_PCI_MIN_DEV                      16  // Slots start at 16
66
#define CYG_PCI_MAX_DEV                      21  // ... and end at 20
67
 
68
//-----------------------------------------------------------------------------
69
// Resources
70
 
71
// Map PCI device resources starting from these addresses in PCI space.
72
#define HAL_PCI_ALLOC_BASE_MEMORY                 0x28000000
73
#define HAL_PCI_ALLOC_BASE_IO                     0x24000000
74
 
75
// This is where the PCI spaces are mapped in the CPU's address space.
76
#define HAL_PCI_PHYSICAL_MEMORY_BASE              0 // 0x28000000
77
#define HAL_PCI_PHYSICAL_IO_BASE                  0 // 0x24000000
78
 
79
// These seem to be defined multiple ways?
80
#define CYGMEM_SECTION_pci_window                 0x03F00000
81
#define CYGMEM_SECTION_pci_window_SIZE            0x00100000
82
#define CYGHWR_HAL_FRV_FRV400_PCI_MEM_MAP_BASE    0x03F00000
83
#define CYGHWR_HAL_FRV_FRV400_PCI_MEM_MAP_SIZE    0x00100000
84
 
85
// Initialize the PCI environment
86
externC void _frv400_pci_init(void);
87
#define HAL_PCI_INIT() \
88
  _frv400_pci_init()
89
 
90
// Translate the PCI interrupt requested by the device (INTA#, INTB#,
91
// INTC# or INTD#) to the associated CPU interrupt (i.e., HAL vector).
92
externC void _frv400_pci_translate_interrupt(int bus, int devfn, int *vec, int *valid);
93
#define HAL_PCI_TRANSLATE_INTERRUPT( __bus, __devfn, __vec, __valid) \
94
  _frv400_pci_translate_interrupt(__bus, __devfn, &__vec, &__valid)
95
 
96
// Read a value from the PCI configuration space of the appropriate
97
// size at an address composed from the bus, devfn and offset.
98
externC cyg_uint8 _frv400_pci_cfg_read_uint8(int bus, int dev, int offset);
99
#define HAL_PCI_CFG_READ_UINT8( __bus, __devfn, __offset, __val )  \
100
  __val = _frv400_pci_cfg_read_uint8(__bus, __devfn, __offset)
101
 
102
externC cyg_uint16 _frv400_pci_cfg_read_uint16(int bus, int dev, int offset);
103
#define HAL_PCI_CFG_READ_UINT16( __bus, __devfn, __offset, __val )  \
104
  __val = _frv400_pci_cfg_read_uint16(__bus, __devfn, __offset)
105
 
106
externC cyg_uint32 _frv400_pci_cfg_read_uint32(int bus, int dev, int offset);
107
#define HAL_PCI_CFG_READ_UINT32( __bus, __devfn, __offset, __val )  \
108
  __val = _frv400_pci_cfg_read_uint32(__bus, __devfn, __offset)
109
 
110
// Write a value to the PCI configuration space of the appropriate
111
// size at an address composed from the bus, devfn and offset.
112
externC void _frv400_pci_cfg_write_uint8(int bus, int dev, int offset, cyg_uint8 val);
113
#define HAL_PCI_CFG_WRITE_UINT8( __bus, __devfn, __offset, __val ) \
114
  _frv400_pci_cfg_write_uint8(__bus, __devfn, __offset, __val)
115
 
116
externC void _frv400_pci_cfg_write_uint16(int bus, int dev, int offset, cyg_uint16 val);
117
#define HAL_PCI_CFG_WRITE_UINT16( __bus, __devfn, __offset, __val ) \
118
  _frv400_pci_cfg_write_uint16(__bus, __devfn, __offset, __val)
119
 
120
externC void _frv400_pci_cfg_write_uint32(int bus, int dev, int offset, cyg_uint32 val);
121
#define HAL_PCI_CFG_WRITE_UINT32( __bus, __devfn, __offset, __val ) \
122
  _frv400_pci_cfg_write_uint32(__bus, __devfn, __offset, __val)
123
 
124
//-----------------------------------------------------------------------------
125
// end of plf_io.h
126
#endif // CYGONCE_PLF_IO_H

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.