OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gdb-5.0/] [gdb/] [config/] [mips/] [nm-mips.h] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 106 markom
/* Native definitions for GDB on DECstations, Sony News. and MIPS Riscos systems
2
   Copyright (C) 1986, 1987, 1989, 1992 Free Software Foundation, Inc.
3
   Contributed by Per Bothner(bothner@cs.wisc.edu) at U.Wisconsin
4
   and by Alessandro Forin(af@cs.cmu.edu) at CMU
5
 
6
   This file is part of GDB.
7
 
8
   This program is free software; you can redistribute it and/or modify
9
   it under the terms of the GNU General Public License as published by
10
   the Free Software Foundation; either version 2 of the License, or
11
   (at your option) any later version.
12
 
13
   This program is distributed in the hope that it will be useful,
14
   but WITHOUT ANY WARRANTY; without even the implied warranty of
15
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
16
   GNU General Public License for more details.
17
 
18
   You should have received a copy of the GNU General Public License
19
   along with this program; if not, write to the Free Software
20
   Foundation, Inc., 59 Temple Place - Suite 330,
21
   Boston, MA 02111-1307, USA.  */
22
 
23
/* Override copies of {fetch,store}_inferior_registers in infptrace.c.  */
24
#define FETCH_INFERIOR_REGISTERS
25
 
26
/* Figure out where the longjmp will land.  We expect that we have just entered
27
   longjmp and haven't yet setup the stack frame, so the args are still in the
28
   argument regs.  a0 (CALL_ARG0) points at the jmp_buf structure from which we
29
   extract the pc (JB_PC) that we will land at.  The pc is copied into ADDR.
30
   This routine returns true on success */
31
 
32
#define GET_LONGJMP_TARGET(ADDR) get_longjmp_target(ADDR)
33
extern int get_longjmp_target PARAMS ((CORE_ADDR *));

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.