OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gdb-5.0/] [sim/] [fr30/] [Makefile.in] - Blame information for rev 1765

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 106 markom
# Makefile template for Configure for the fr30 simulator
2
# Copyright (C) 1998 Free Software Foundation, Inc.
3
# Contributed by Cygnus Support.
4
#
5
# This program is free software; you can redistribute it and/or modify
6
# it under the terms of the GNU General Public License as published by
7
# the Free Software Foundation; either version 2 of the License, or
8
# (at your option) any later version.
9
#
10
# This program is distributed in the hope that it will be useful,
11
# but WITHOUT ANY WARRANTY; without even the implied warranty of
12
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
# GNU General Public License for more details.
14
#
15
# You should have received a copy of the GNU General Public License along
16
# with this program; if not, write to the Free Software Foundation, Inc.,
17
# 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
18
 
19
## COMMON_PRE_CONFIG_FRAG
20
 
21
FR30_OBJS = fr30.o cpu.o decode.o sem.o model.o mloop.o
22
 
23
CONFIG_DEVICES = dv-sockser.o
24
CONFIG_DEVICES =
25
 
26
SIM_OBJS = \
27
        $(SIM_NEW_COMMON_OBJS) \
28
        sim-cpu.o \
29
        sim-hload.o \
30
        sim-hrw.o \
31
        sim-model.o \
32
        sim-reg.o \
33
        cgen-utils.o cgen-trace.o cgen-scache.o \
34
        cgen-run.o sim-reason.o sim-engine.o sim-stop.o \
35
        sim-if.o arch.o \
36
        $(FR30_OBJS) \
37
        traps.o devices.o \
38
        $(CONFIG_DEVICES)
39
 
40
# Extra headers included by sim-main.h.
41
SIM_EXTRA_DEPS = \
42
        $(CGEN_INCLUDE_DEPS) \
43
        arch.h cpuall.h fr30-sim.h $(srcdir)/../../opcodes/fr30-desc.h
44
 
45
SIM_EXTRA_CFLAGS =
46
 
47
SIM_RUN_OBJS = nrun.o
48
SIM_EXTRA_CLEAN = fr30-clean
49
 
50
# This selects the fr30 newlib/libgloss syscall definitions.
51
NL_TARGET = -DNL_TARGET_fr30
52
 
53
## COMMON_POST_CONFIG_FRAG
54
 
55
arch = fr30
56
 
57
sim-if.o: sim-if.c $(SIM_MAIN_DEPS) $(srcdir)/../common/sim-core.h
58
 
59
arch.o: arch.c $(SIM_MAIN_DEPS)
60
 
61
devices.o: devices.c $(SIM_MAIN_DEPS)
62
 
63
# FR30 objs
64
 
65
FR30BF_INCLUDE_DEPS = \
66
        $(CGEN_MAIN_CPU_DEPS) \
67
        cpu.h decode.h eng.h
68
 
69
fr30.o: fr30.c $(FR30BF_INCLUDE_DEPS)
70
 
71
# FIXME: Use of `mono' is wip.
72
mloop.c eng.h: stamp-mloop
73
stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile
74
        $(SHELL) $(srccom)/genmloop.sh \
75
                -mono -fast -pbb -switch sem-switch.c \
76
                -cpu fr30bf -infile $(srcdir)/mloop.in
77
        $(SHELL) $(srcroot)/move-if-change eng.hin eng.h
78
        $(SHELL) $(srcroot)/move-if-change mloop.cin mloop.c
79
        touch stamp-mloop
80
mloop.o: mloop.c sem-switch.c $(FR30BF_INCLUDE_DEPS)
81
 
82
cpu.o: cpu.c $(FR30BF_INCLUDE_DEPS)
83
decode.o: decode.c $(FR30BF_INCLUDE_DEPS)
84
sem.o: sem.c $(FR30BF_INCLUDE_DEPS)
85
model.o: model.c $(FR30BF_INCLUDE_DEPS)
86
 
87
fr30-clean:
88
        rm -f mloop.c eng.h stamp-mloop
89
        rm -f tmp-*
90
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.