URL
https://opencores.org/ocsvn/or1k/or1k/trunk
[/] [or1k/] [trunk/] [gdb-5.0/] [sim/] [h8300/] [tconfig.in] - Blame information for rev 1765
Details |
Compare with Previous |
View Log
| Line No. |
Rev |
Author |
Line |
| 1 |
106 |
markom |
/* h8300 target configuration file. */
|
| 2 |
|
|
|
| 3 |
|
|
/* Define this if the simulator supports profiling.
|
| 4 |
|
|
See the mips simulator for an example.
|
| 5 |
|
|
This enables the `-p foo' and `-s bar' options.
|
| 6 |
|
|
The target is required to provide sim_set_profile{,_size}. */
|
| 7 |
|
|
/* #define SIM_HAVE_PROFILE */
|
| 8 |
|
|
|
| 9 |
|
|
/* Define this if the simulator uses an instruction cache.
|
| 10 |
|
|
See the h8/300 simulator for an example.
|
| 11 |
|
|
This enables the `-c size' option to set the size of the cache.
|
| 12 |
|
|
The target is required to provide sim_set_simcache_size. */
|
| 13 |
|
|
#define SIM_HAVE_SIMCACHE
|
| 14 |
|
|
|
| 15 |
|
|
/* FIXME: This is a quick hack for run.c so it can support the `-h' option.
|
| 16 |
|
|
It will eventually be replaced by a more general facility. */
|
| 17 |
|
|
#define SIM_H8300
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.
