| 1 |
1181 |
sfurman |
/* Target machine description for SGI Iris under Irix, for GDB.
|
| 2 |
|
|
Copyright 1990, 1991, 1992, 1993, 1995, 1999
|
| 3 |
|
|
Free Software Foundation, Inc.
|
| 4 |
|
|
|
| 5 |
|
|
This file is part of GDB.
|
| 6 |
|
|
|
| 7 |
|
|
This program is free software; you can redistribute it and/or modify
|
| 8 |
|
|
it under the terms of the GNU General Public License as published by
|
| 9 |
|
|
the Free Software Foundation; either version 2 of the License, or
|
| 10 |
|
|
(at your option) any later version.
|
| 11 |
|
|
|
| 12 |
|
|
This program is distributed in the hope that it will be useful,
|
| 13 |
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
| 14 |
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
| 15 |
|
|
GNU General Public License for more details.
|
| 16 |
|
|
|
| 17 |
|
|
You should have received a copy of the GNU General Public License
|
| 18 |
|
|
along with this program; if not, write to the Free Software
|
| 19 |
|
|
Foundation, Inc., 59 Temple Place - Suite 330,
|
| 20 |
|
|
Boston, MA 02111-1307, USA. */
|
| 21 |
|
|
|
| 22 |
|
|
#include "mips/tm-bigmips.h"
|
| 23 |
|
|
|
| 24 |
|
|
/* SGI's assembler doesn't grok dollar signs in identifiers.
|
| 25 |
|
|
So we use dots instead. This item must be coordinated with G++. */
|
| 26 |
|
|
#undef CPLUS_MARKER
|
| 27 |
|
|
#define CPLUS_MARKER '.'
|
| 28 |
|
|
|
| 29 |
|
|
/* Redefine register numbers for SGI. */
|
| 30 |
|
|
|
| 31 |
|
|
#undef NUM_REGS
|
| 32 |
|
|
#undef MIPS_REGISTER_NAMES
|
| 33 |
|
|
#undef FP0_REGNUM
|
| 34 |
|
|
#undef PC_REGNUM
|
| 35 |
|
|
#undef HI_REGNUM
|
| 36 |
|
|
#undef LO_REGNUM
|
| 37 |
|
|
#undef CAUSE_REGNUM
|
| 38 |
|
|
#undef BADVADDR_REGNUM
|
| 39 |
|
|
#undef FCRCS_REGNUM
|
| 40 |
|
|
#undef FCRIR_REGNUM
|
| 41 |
|
|
|
| 42 |
|
|
/* Number of machine registers */
|
| 43 |
|
|
|
| 44 |
|
|
#define NUM_REGS 71
|
| 45 |
|
|
|
| 46 |
|
|
/* Initializer for an array of names of registers.
|
| 47 |
|
|
There should be NUM_REGS strings in this initializer. */
|
| 48 |
|
|
|
| 49 |
|
|
#define MIPS_REGISTER_NAMES \
|
| 50 |
|
|
{ "zero", "at", "v0", "v1", "a0", "a1", "a2", "a3", \
|
| 51 |
|
|
"t0", "t1", "t2", "t3", "t4", "t5", "t6", "t7", \
|
| 52 |
|
|
"s0", "s1", "s2", "s3", "s4", "s5", "s6", "s7", \
|
| 53 |
|
|
"t8", "t9", "k0", "k1", "gp", "sp", "fp", "ra", \
|
| 54 |
|
|
"f0", "f1", "f2", "f3", "f4", "f5", "f6", "f7", \
|
| 55 |
|
|
"f8", "f9", "f10", "f11", "f12", "f13", "f14", "f15", \
|
| 56 |
|
|
"f16", "f17", "f18", "f19", "f20", "f21", "f22", "f23",\
|
| 57 |
|
|
"f24", "f25", "f26", "f27", "f28", "f29", "f30", "f31",\
|
| 58 |
|
|
"pc", "cause", "bad", "hi", "lo", "fsr", "fir" \
|
| 59 |
|
|
}
|
| 60 |
|
|
|
| 61 |
|
|
/* Register numbers of various important registers.
|
| 62 |
|
|
Note that some of these values are "real" register numbers,
|
| 63 |
|
|
and correspond to the general registers of the machine,
|
| 64 |
|
|
and some are "phony" register numbers which are too large
|
| 65 |
|
|
to be actual register numbers as far as the user is concerned
|
| 66 |
|
|
but do serve to get the desired values when passed to read_register. */
|
| 67 |
|
|
|
| 68 |
|
|
#define FP0_REGNUM 32 /* Floating point register 0 (single float) */
|
| 69 |
|
|
#define PC_REGNUM 64 /* Contains program counter */
|
| 70 |
|
|
#define CAUSE_REGNUM 65 /* describes last exception */
|
| 71 |
|
|
#define BADVADDR_REGNUM 66 /* bad vaddr for addressing exception */
|
| 72 |
|
|
#define HI_REGNUM 67 /* Multiple/divide temp */
|
| 73 |
|
|
#define LO_REGNUM 68 /* ... */
|
| 74 |
|
|
#define FCRCS_REGNUM 69 /* FP control/status */
|
| 75 |
|
|
#define FCRIR_REGNUM 70 /* FP implementation/revision */
|
| 76 |
|
|
|
| 77 |
|
|
/* Offsets for register values in _sigtramp frame.
|
| 78 |
|
|
sigcontext is immediately above the _sigtramp frame on Irix. */
|
| 79 |
|
|
#define SIGFRAME_BASE 0x0
|
| 80 |
|
|
#define SIGFRAME_PC_OFF (SIGFRAME_BASE + 2 * 4)
|
| 81 |
|
|
#define SIGFRAME_REGSAVE_OFF (SIGFRAME_BASE + 3 * 4)
|
| 82 |
|
|
#define SIGFRAME_FPREGSAVE_OFF (SIGFRAME_BASE + 3 * 4 + 32 * 4 + 4)
|
