OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [or1k/] [trunk/] [gdb-5.3/] [include/] [gdb/] [sim-arm.h] - Blame information for rev 1781

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 1181 sfurman
/* This file defines the interface between the Arm simulator and GDB.
2
 
3
   Copyright 2002 Free Software Foundation, Inc.
4
 
5
   Contributed by Red Hat.
6
 
7
   This file is part of GDB.
8
 
9
   This program is free software; you can redistribute it and/or
10
   modify it under the terms of the GNU General Public License as
11
   published by the Free Software Foundation; either version 2 of the
12
   License, or (at your option) any later version.
13
 
14
   This program is distributed in the hope that it will be useful, but
15
   WITHOUT ANY WARRANTY; without even the implied warranty of
16
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
17
   General Public License for more details.
18
 
19
   You should have received a copy of the GNU General Public License
20
   along with this program; if not, write to the Free Software
21
   Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA
22
   02111-1307, USA.  */
23
 
24
#if !defined (SIM_ARM_H)
25
#define SIM_ARM_H
26
 
27
#ifdef __cplusplus
28
extern "C" { // }
29
#endif
30
 
31
enum sim_arm_regs
32
{
33
  SIM_ARM_R0_REGNUM,
34
  SIM_ARM_R1_REGNUM,
35
  SIM_ARM_R2_REGNUM,
36
  SIM_ARM_R3_REGNUM,
37
  SIM_ARM_R4_REGNUM,
38
  SIM_ARM_R5_REGNUM,
39
  SIM_ARM_R6_REGNUM,
40
  SIM_ARM_R7_REGNUM,
41
  SIM_ARM_R8_REGNUM,
42
  SIM_ARM_R9_REGNUM,
43
  SIM_ARM_R10_REGNUM,
44
  SIM_ARM_R11_REGNUM,
45
  SIM_ARM_R12_REGNUM,
46
  SIM_ARM_R13_REGNUM,
47
  SIM_ARM_R14_REGNUM,
48
  SIM_ARM_R15_REGNUM, /* PC */
49
  SIM_ARM_FP0_REGNUM,
50
  SIM_ARM_FP1_REGNUM,
51
  SIM_ARM_FP2_REGNUM,
52
  SIM_ARM_FP3_REGNUM,
53
  SIM_ARM_FP4_REGNUM,
54
  SIM_ARM_FP5_REGNUM,
55
  SIM_ARM_FP6_REGNUM,
56
  SIM_ARM_FP7_REGNUM,
57
  SIM_ARM_FPS_REGNUM,
58
  SIM_ARM_PS_REGNUM
59
};
60
 
61
#ifdef __cplusplus
62
}
63
#endif
64
 
65
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.